JPS60160459A - 直接メモリ・アクセス制御方式 - Google Patents

直接メモリ・アクセス制御方式

Info

Publication number
JPS60160459A
JPS60160459A JP831584A JP831584A JPS60160459A JP S60160459 A JPS60160459 A JP S60160459A JP 831584 A JP831584 A JP 831584A JP 831584 A JP831584 A JP 831584A JP S60160459 A JPS60160459 A JP S60160459A
Authority
JP
Japan
Prior art keywords
data
memory
adapter
bus
control unit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP831584A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0131225B2 (enrdf_load_stackoverflow
Inventor
Kentaro Miyoshi
健太郎 三好
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP831584A priority Critical patent/JPS60160459A/ja
Publication of JPS60160459A publication Critical patent/JPS60160459A/ja
Publication of JPH0131225B2 publication Critical patent/JPH0131225B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
JP831584A 1984-01-20 1984-01-20 直接メモリ・アクセス制御方式 Granted JPS60160459A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP831584A JPS60160459A (ja) 1984-01-20 1984-01-20 直接メモリ・アクセス制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP831584A JPS60160459A (ja) 1984-01-20 1984-01-20 直接メモリ・アクセス制御方式

Publications (2)

Publication Number Publication Date
JPS60160459A true JPS60160459A (ja) 1985-08-22
JPH0131225B2 JPH0131225B2 (enrdf_load_stackoverflow) 1989-06-23

Family

ID=11689718

Family Applications (1)

Application Number Title Priority Date Filing Date
JP831584A Granted JPS60160459A (ja) 1984-01-20 1984-01-20 直接メモリ・アクセス制御方式

Country Status (1)

Country Link
JP (1) JPS60160459A (enrdf_load_stackoverflow)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63120242A (ja) * 1986-11-07 1988-05-24 Nec Corp 粘性測定装置
JPH0651932U (ja) * 1992-12-18 1994-07-15 ミツミ電機株式会社 インタフェース回路
US7213084B2 (en) 2003-10-10 2007-05-01 International Business Machines Corporation System and method for allocating memory allocation bandwidth by assigning fixed priority of access to DMA machines and programmable priority to processing unit

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63120242A (ja) * 1986-11-07 1988-05-24 Nec Corp 粘性測定装置
JPH0651932U (ja) * 1992-12-18 1994-07-15 ミツミ電機株式会社 インタフェース回路
US7213084B2 (en) 2003-10-10 2007-05-01 International Business Machines Corporation System and method for allocating memory allocation bandwidth by assigning fixed priority of access to DMA machines and programmable priority to processing unit

Also Published As

Publication number Publication date
JPH0131225B2 (enrdf_load_stackoverflow) 1989-06-23

Similar Documents

Publication Publication Date Title
US5594882A (en) PCI split transactions utilizing dual address cycle
US5430847A (en) Method and system for extending system buses to external devices
US7062588B2 (en) Data processing device accessing a memory in response to a request made by an external bus master
US5748920A (en) Transaction queue in a graphics controller chip
JPS60160459A (ja) 直接メモリ・アクセス制御方式
JP3698324B2 (ja) 直接メモリアクセス制御器およびデータチャンネルへのインターフェース装置を備えたワークステーション
US6330629B1 (en) Information processing system
JPH06250970A (ja) メモリ制御装置
JP2545936B2 (ja) バスインターフェースユニット
US6662245B1 (en) Apparatus and system for blocking memory access during DMA transfer
JP2724797B2 (ja) ダイレクト・メモリ・アクセス・システム
JPH07334453A (ja) メモリアクセスシステム
KR960014177B1 (ko) 병렬데이터처리시스템의 데이터통신장치
JPS5999522A (ja) 入出力制御方式
JP2642087B2 (ja) 主記憶装置間データ転送処理機構
JPS61292765A (ja) デ−タ転送方式
JPH0555908B2 (enrdf_load_stackoverflow)
JPS6049465A (ja) マイクロコンピユ−タ間のデ−タ転送方法
JPH06161947A (ja) コンピュータシステム
JPS63201810A (ja) 情報処理システムの時刻方式
JPS60117361A (ja) 記憶装置接続方式
JPH01240960A (ja) Ｄｍａ転送制御回路
JPH02211571A (ja) 情報処理装置
JPH0199141A (ja) 共用拡張記憶制御方法
JPS6213688B2 (enrdf_load_stackoverflow)