JPH0555908B2 - - Google Patents

Info

Publication number
JPH0555908B2
JPH0555908B2 JP62136340A JP13634087A JPH0555908B2 JP H0555908 B2 JPH0555908 B2 JP H0555908B2 JP 62136340 A JP62136340 A JP 62136340A JP 13634087 A JP13634087 A JP 13634087A JP H0555908 B2 JPH0555908 B2 JP H0555908B2
Authority
JP
Japan
Prior art keywords
microprocessor
bus
clock
control circuit
hold
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP62136340A
Other languages
English (en)
Japanese (ja)
Other versions
JPS63300348A (ja
Inventor
Kyoji Hayashi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tokyo Shibaura Electric Co Ltd filed Critical Tokyo Shibaura Electric Co Ltd
Priority to JP62136340A priority Critical patent/JPS63300348A/ja
Publication of JPS63300348A publication Critical patent/JPS63300348A/ja
Publication of JPH0555908B2 publication Critical patent/JPH0555908B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4208—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a system bus, e.g. VME bus, Futurebus, Multibus
    • G06F13/4213—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a system bus, e.g. VME bus, Futurebus, Multibus with asynchronous protocol

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
  • Information Transfer Systems (AREA)
JP62136340A 1987-05-30 1987-05-30 マイクロプロセツサシステム Granted JPS63300348A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP62136340A JPS63300348A (ja) 1987-05-30 1987-05-30 マイクロプロセツサシステム

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62136340A JPS63300348A (ja) 1987-05-30 1987-05-30 マイクロプロセツサシステム

Publications (2)

Publication Number Publication Date
JPS63300348A JPS63300348A (ja) 1988-12-07
JPH0555908B2 true JPH0555908B2 (enrdf_load_stackoverflow) 1993-08-18

Family

ID=15172916

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62136340A Granted JPS63300348A (ja) 1987-05-30 1987-05-30 マイクロプロセツサシステム

Country Status (1)

Country Link
JP (1) JPS63300348A (enrdf_load_stackoverflow)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02173859A (ja) * 1988-12-27 1990-07-05 Nec Home Electron Ltd マルチｃｐｕシステム
JPH0553986A (ja) * 1991-08-22 1993-03-05 Fujitsu Ltd マイクロプロセツサの入出力制御方式

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57101925A (en) * 1980-12-17 1982-06-24 Hitachi Ltd Data processing system having asynchronous interface
JPS57199040A (en) * 1981-06-01 1982-12-06 Mitsubishi Electric Corp Synchronizing device for data transfer

Also Published As

Publication number Publication date
JPS63300348A (ja) 1988-12-07

Similar Documents

Publication Publication Date Title
CN109032973B (zh) Icb总线系统
JPS6073774A (ja) インタ−フエ−ス回路
CN1619523B (zh) 具有公共平台的通信设备和方法
US6757763B1 (en) Universal serial bus interfacing using FIFO buffers
Yun et al. A high-performance asynchronous SCSI controller
US6425071B1 (en) Subsystem bridge of AMBA's ASB bus to peripheral component interconnect (PCI) bus
EP0618537A1 (en) System and method for interleaving status information with data transfers in a communications adapter
US6584536B1 (en) Bus transaction accelerator for multi-clock systems
JPS589461B2 (ja) マルチプロセッサ・システム
JPH0555908B2 (enrdf_load_stackoverflow)
CN209543343U (zh) 大数据运算加速系统
US6134609A (en) Method for using computer system memory as a modem data buffer by transferring modem I/O data directly to system controller and transferring corresponding system controller data directly to main memory
KR101352140B1 (ko) 데이터 통신 시스템
WO2021089430A1 (en) Bus system and method for operating a bus system
JP2615677B2 (ja) 共用拡張記憶制御方式
CN113821470B (zh) 总线设备、嵌入式系统和片上系统
JPS58130651A (ja) デ−タ受信方式
CN120179589B (zh) 音频模拟协处理单元及音频协议模拟方法
US7065669B2 (en) System and method for providing a write strobe signal to a receiving element before both an address and data signal
KR0170742B1 (ko) 엠버스를 이용한 데이터 전송 방법
CN120523762A (zh) 一种icb-axi异步转接桥
JPS60160459A (ja) 直接メモリ・アクセス制御方式
JPS5834519Y2 (ja) 信号授受装置
CN116909954A (zh) Dma控制电路
US6078973A (en) System controller interfacing a main memory and a modem and transferring data directly between dedicated region of the memory and the modem I/O circuitry