JPS60153224A - カウンタ - Google Patents
カウンタInfo
- Publication number
- JPS60153224A JPS60153224A JP846284A JP846284A JPS60153224A JP S60153224 A JPS60153224 A JP S60153224A JP 846284 A JP846284 A JP 846284A JP 846284 A JP846284 A JP 846284A JP S60153224 A JPS60153224 A JP S60153224A
- Authority
- JP
- Japan
- Prior art keywords
- counter
- output
- signal
- input
- pause signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000010586 diagram Methods 0.000 description 3
Landscapes
- Shift Register Type Memory (AREA)
- Pulse Circuits (AREA)
- Manipulation Of Pulses (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP846284A JPS60153224A (ja) | 1984-01-23 | 1984-01-23 | カウンタ |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP846284A JPS60153224A (ja) | 1984-01-23 | 1984-01-23 | カウンタ |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS60153224A true JPS60153224A (ja) | 1985-08-12 |
JPH05893B2 JPH05893B2 (enrdf_load_stackoverflow) | 1993-01-07 |
Family
ID=11693794
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP846284A Granted JPS60153224A (ja) | 1984-01-23 | 1984-01-23 | カウンタ |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS60153224A (enrdf_load_stackoverflow) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP6452934B2 (ja) | 2013-11-19 | 2019-01-16 | Ntn株式会社 | 電動ブレーキ装置 |
-
1984
- 1984-01-23 JP JP846284A patent/JPS60153224A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPH05893B2 (enrdf_load_stackoverflow) | 1993-01-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS6084015A (ja) | 同期式アツプ/ダウンカウンタ | |
WO2024045825A1 (zh) | 一种查找表电路 | |
EP0031638A2 (en) | A logic circuit | |
US4945509A (en) | Dual look ahead mask generator | |
JPS60153224A (ja) | カウンタ | |
US5337050A (en) | Serial-to-parallel converter circuit | |
JPS61154221A (ja) | 多数決回路 | |
JPS609221A (ja) | テスト機能付分周回路 | |
JP3137629B2 (ja) | 桁上げ‐セーブ算術演算機構に対する加算器セル | |
JP3389292B2 (ja) | 分周回路 | |
JPS58212697A (ja) | 符号化回路 | |
JPS62185361A (ja) | 集積回路装置 | |
JPS62221727A (ja) | 全加算回路 | |
JPH01128612A (ja) | デューティー比調整回路 | |
JPH0289287A (ja) | メモリプリチャージ信号発生方式 | |
JPS62150598A (ja) | 多段ラツチ回路 | |
JPH03254215A (ja) | カスケード接続カウンタ | |
JPS6047517A (ja) | クロツク信号自動選択式論理回路 | |
JPS62183099A (ja) | シフトレジスタ回路 | |
JPH0235817A (ja) | バス回路 | |
JPS62293824A (ja) | ゲ−ト回路 | |
JPH01219916A (ja) | クロック・スキュー調整回路 | |
JPS61265914A (ja) | デユ−テイ比調整回路 | |
JPS6211316A (ja) | フリツプフロツプ回路 | |
JPS6184569A (ja) | 試験用付属回路 |