JPS60137147A - クロツク切替方式 - Google Patents

クロツク切替方式

Info

Publication number
JPS60137147A
JPS60137147A JP58248174A JP24817483A JPS60137147A JP S60137147 A JPS60137147 A JP S60137147A JP 58248174 A JP58248174 A JP 58248174A JP 24817483 A JP24817483 A JP 24817483A JP S60137147 A JPS60137147 A JP S60137147A
Authority
JP
Japan
Prior art keywords
clock
pulse
output
multiframe
frame
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP58248174A
Other languages
English (en)
Japanese (ja)
Other versions
JPH024180B2 (enrdf_load_stackoverflow
Inventor
Shigeki Shimazaki
茂樹 島崎
Hisao Yagi
久雄 八木
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP58248174A priority Critical patent/JPS60137147A/ja
Publication of JPS60137147A publication Critical patent/JPS60137147A/ja
Publication of JPH024180B2 publication Critical patent/JPH024180B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/0079—Receiver details
    • H04L7/0083—Receiver details taking measures against momentary loss of synchronisation, e.g. inhibiting the synchronisation, using idle words or using redundant clocks

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Time-Division Multiplex Systems (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
JP58248174A 1983-12-26 1983-12-26 クロツク切替方式 Granted JPS60137147A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58248174A JPS60137147A (ja) 1983-12-26 1983-12-26 クロツク切替方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58248174A JPS60137147A (ja) 1983-12-26 1983-12-26 クロツク切替方式

Publications (2)

Publication Number Publication Date
JPS60137147A true JPS60137147A (ja) 1985-07-20
JPH024180B2 JPH024180B2 (enrdf_load_stackoverflow) 1990-01-26

Family

ID=17174308

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58248174A Granted JPS60137147A (ja) 1983-12-26 1983-12-26 クロツク切替方式

Country Status (1)

Country Link
JP (1) JPS60137147A (enrdf_load_stackoverflow)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7149555B2 (en) 2000-11-29 2006-12-12 Nec Electronics Corporation Mobile phone capable of stopping main clock signal

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7149555B2 (en) 2000-11-29 2006-12-12 Nec Electronics Corporation Mobile phone capable of stopping main clock signal

Also Published As

Publication number Publication date
JPH024180B2 (enrdf_load_stackoverflow) 1990-01-26

Similar Documents

Publication Publication Date Title
US3594656A (en) Automatic clock frequency-switching system
US3651414A (en) Variable frequency system
JPH075949A (ja) ２重化クロック切替えの方法と装置
JPS60137147A (ja) クロツク切替方式
US5005193A (en) Clock pulse generating circuits
US3564448A (en) Redundant oscillator system
US5099501A (en) Arrangement for switching a clock to a clock having the same frequency but a lagging clock phase
JP3930641B2 (ja) 現用系・予備系切替方法および切替装置
SU1332553A1 (ru) Устройство фазовой синхронизации
RU2013801C1 (ru) Устройство для синхронизации работы быстродействующих микропроцессоров с внешними устройствами
KR100193760B1 (ko) 외부 기준펄스 및 로컬 클럭을 입력으로 하는 펄스발생회로
JP2583441B2 (ja) クロック制御装置とクロック切替装置
JPH04138728A (ja) 現用・予備切替方式
JPS6081933A (ja) 信号同期回路
JPH01290013A (ja) 非同期クロツク選択同期化回路
JPH0722927A (ja) クロック切換回路
JPH08221151A (ja) クロック供給装置
JP2564105Y2 (ja) パルス生成器
SU781801A1 (ru) Формирователь импульсов,сдвинутых во времени
SU1649624A1 (ru) Устройство дл управлени трем группами источников вторичного электропитани
JPH01213027A (ja) タイミング信号発生装置の二重化切替方式
SU1166118A1 (ru) Устройство дл контрол @ -разр дного распределител импульсов
JPS6260195A (ja) リフレツシユ制御回路
JPH01231107A (ja) クロックパルス停止制御システム
JPS63240145A (ja) デイジタル信号伝送方式

Legal Events

Date Code Title Description
EXPY Cancellation because of completion of term