JPS60130134A - 集積回路の製造方法 - Google Patents

集積回路の製造方法

Info

Publication number
JPS60130134A
JPS60130134A JP59171658A JP17165884A JPS60130134A JP S60130134 A JPS60130134 A JP S60130134A JP 59171658 A JP59171658 A JP 59171658A JP 17165884 A JP17165884 A JP 17165884A JP S60130134 A JPS60130134 A JP S60130134A
Authority
JP
Japan
Prior art keywords
region
substrate
integrated circuit
conductivity type
type
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP59171658A
Other languages
English (en)
Japanese (ja)
Other versions
JPS645463B2 (OSRAM
Inventor
チヤクラパニ・ガジヤナン・ジヤンボツトカー
シヤーシ・ダール・マラヴイヤ
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of JPS60130134A publication Critical patent/JPS60130134A/ja
Publication of JPS645463B2 publication Critical patent/JPS645463B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H10P76/40—
    • H10W10/0148—
    • H10W10/17—
    • H10W20/021—
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00—Metal treatment
    • Y10S148/083—Ion implantation, general
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00—Metal treatment
    • Y10S148/143—Shadow masking

Landscapes

  • Bipolar Transistors (AREA)
  • Element Separation (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Bipolar Integrated Circuits (AREA)
JP59171658A 1983-12-15 1984-08-20 集積回路の製造方法 Granted JPS60130134A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US06/561,507 US4584763A (en) 1983-12-15 1983-12-15 One mask technique for substrate contacting in integrated circuits involving deep dielectric isolation
US561507 1983-12-15

Publications (2)

Publication Number Publication Date
JPS60130134A true JPS60130134A (ja) 1985-07-11
JPS645463B2 JPS645463B2 (OSRAM) 1989-01-30

Family

ID=24242263

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59171658A Granted JPS60130134A (ja) 1983-12-15 1984-08-20 集積回路の製造方法

Country Status (4)

Country Link
US (1) US4584763A (OSRAM)
EP (1) EP0146760B1 (OSRAM)
JP (1) JPS60130134A (OSRAM)
DE (1) DE3484846D1 (OSRAM)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2562326B1 (fr) * 1984-03-30 1987-01-23 Bois Daniel Procede de fabrication de zones d'isolation electrique des composants d'un circuit integre
US4721682A (en) * 1985-09-25 1988-01-26 Monolithic Memories, Inc. Isolation and substrate connection for a bipolar integrated circuit
US4700462A (en) * 1986-10-08 1987-10-20 Hughes Aircraft Company Process for making a T-gated transistor
US4871689A (en) * 1987-11-17 1989-10-03 Motorola Inc. Multilayer trench isolation process and structure
WO1993016494A1 (en) * 1992-01-31 1993-08-19 Analog Devices, Inc. Complementary bipolar polysilicon emitter devices

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3817750A (en) * 1970-05-05 1974-06-18 Licentia Gmbh Method of producing a semiconductor device
US3909304A (en) * 1974-05-03 1975-09-30 Western Electric Co Method of doping a semiconductor body
DE2529054C2 (de) * 1975-06-30 1982-04-29 Ibm Deutschland Gmbh, 7000 Stuttgart Verfahren zur Herstellung eines zur Vorlage negativen Resistbildes
GB1545208A (en) * 1975-09-27 1979-05-02 Plessey Co Ltd Electrical solid state devices
US4044452A (en) * 1976-10-06 1977-08-30 International Business Machines Corporation Process for making field effect and bipolar transistors on the same semiconductor chip
US4196228A (en) * 1978-06-10 1980-04-01 Monolithic Memories, Inc. Fabrication of high resistivity semiconductor resistors by ion implanatation
US4256514A (en) * 1978-11-03 1981-03-17 International Business Machines Corporation Method for forming a narrow dimensioned region on a body
US4261763A (en) * 1979-10-01 1981-04-14 Burroughs Corporation Fabrication of integrated circuits employing only ion implantation for all dopant layers
US4309812A (en) * 1980-03-03 1982-01-12 International Business Machines Corporation Process for fabricating improved bipolar transistor utilizing selective etching
EP0071665B1 (de) * 1981-08-08 1986-04-16 Deutsche ITT Industries GmbH Verfahren zum Herstellen einer monolithisch integrierten Festkörperschaltung mit mindestens einem bipolaren Planartransistor
US4472873A (en) * 1981-10-22 1984-09-25 Fairchild Camera And Instrument Corporation Method for forming submicron bipolar transistors without epitaxial growth and the resulting structure
JPS59920A (ja) * 1982-06-23 1984-01-06 Fujitsu Ltd 半導体装置の製造方法
US4498224A (en) * 1982-12-23 1985-02-12 Tokyo Shibaura Denki Kabushiki Kaisha Method of manufacturing a MOSFET using accelerated ions to form an amorphous region

Also Published As

Publication number Publication date
EP0146760B1 (en) 1991-07-24
EP0146760A2 (en) 1985-07-03
JPS645463B2 (OSRAM) 1989-01-30
DE3484846D1 (de) 1991-08-29
US4584763A (en) 1986-04-29
EP0146760A3 (en) 1989-03-08

Similar Documents

Publication Publication Date Title
EP0072966B1 (en) Integrated circuit structure and method for forming a recessed isolation structure for integrated circuits
CA1120609A (en) Method for forming a narrow dimensioned mask opening on a silicon body
CA1166760A (en) Self-aligned metal process for integrated circuit metallization
JPS6072268A (ja) バイポ−ラ・トランジスタ構造の製造方法
US3873989A (en) Double-diffused, lateral transistor structure
US3945857A (en) Method for fabricating double-diffused, lateral transistors
JPS60130134A (ja) 集積回路の製造方法
JPH0828424B2 (ja) 半導体装置およびその製造方法
KR910000020B1 (ko) 반도체장치의 제조방법
US3998674A (en) Method for forming recessed regions of thermally oxidized silicon and structures thereof utilizing anisotropic etching
EP0076147A2 (en) Method of producing a semiconductor device comprising an isolation region
JPH0420256B2 (OSRAM)
JPS60244036A (ja) 半導体装置とその製造方法
JPH02338A (ja) 半導体集積回路装置の製造法
JPH0745791A (ja) 半導体装置の製造方法
JPS59175765A (ja) 半導体装置およびその製造方法
JPS59165435A (ja) 半導体装置の製造方法
JPS6040696B2 (ja) 半導体装置の製造方法
JPH0235465B2 (OSRAM)
JPS63232370A (ja) 半導体装置およびその製造方法
JPS61158176A (ja) 半導体装置及びその製造方法
JPS61107738A (ja) 半導体装置の製造方法
JPH04179236A (ja) 半導体装置の製造方法
JPH0239437A (ja) 半導体装置
JPS6292452A (ja) 半導体装置の製造方法