JPS60124122A - 論理ゲ−ト回路 - Google Patents

論理ゲ−ト回路

Info

Publication number
JPS60124122A
JPS60124122A JP58232531A JP23253183A JPS60124122A JP S60124122 A JPS60124122 A JP S60124122A JP 58232531 A JP58232531 A JP 58232531A JP 23253183 A JP23253183 A JP 23253183A JP S60124122 A JPS60124122 A JP S60124122A
Authority
JP
Japan
Prior art keywords
circuit
delay time
control voltage
gate circuit
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP58232531A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0464032B2 (https=
Inventor
Yuichi Suzuki
裕一 鈴木
Takehiro Akiyama
秋山　岳洋
Akio Morita
晃生 森田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP58232531A priority Critical patent/JPS60124122A/ja
Priority to DE8484308520T priority patent/DE3483576D1/de
Priority to EP84308520A priority patent/EP0151875B1/en
Priority to KR1019840007774A priority patent/KR900002599B1/ko
Priority to US06/679,998 priority patent/US4645958A/en
Publication of JPS60124122A publication Critical patent/JPS60124122A/ja
Publication of JPH0464032B2 publication Critical patent/JPH0464032B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • H03K19/00323—Delay compensation
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/319—Tester hardware, i.e. output processing circuits
    • G01R31/31903—Tester hardware, i.e. output processing circuits tester configuration
    • G01R31/31908—Tester set-up, e.g. configuring the tester to the device under test [DUT], down loading test patterns
    • G01R31/3191—Calibration

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Testing Of Individual Semiconductor Devices (AREA)
  • Logic Circuits (AREA)
JP58232531A 1983-12-09 1983-12-09 論理ゲ−ト回路 Granted JPS60124122A (ja)

Priority Applications (5)

Application Number Priority Date Filing Date Title
JP58232531A JPS60124122A (ja) 1983-12-09 1983-12-09 論理ゲ−ト回路
DE8484308520T DE3483576D1 (de) 1983-12-09 1984-12-07 Tor-schaltungsanordnung.
EP84308520A EP0151875B1 (en) 1983-12-09 1984-12-07 Gate circuit device
KR1019840007774A KR900002599B1 (ko) 1983-12-09 1984-12-08 게이트 회로장치
US06/679,998 US4645958A (en) 1983-12-09 1984-12-10 Variable delay gate circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58232531A JPS60124122A (ja) 1983-12-09 1983-12-09 論理ゲ−ト回路

Publications (2)

Publication Number Publication Date
JPS60124122A true JPS60124122A (ja) 1985-07-03
JPH0464032B2 JPH0464032B2 (https=) 1992-10-13

Family

ID=16940795

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58232531A Granted JPS60124122A (ja) 1983-12-09 1983-12-09 論理ゲ−ト回路

Country Status (1)

Country Link
JP (1) JPS60124122A (https=)

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5710530A (en) * 1980-05-16 1982-01-20 Ibm Electronic device
JPS5756945A (en) * 1980-09-19 1982-04-05 Mitsubishi Electric Corp Logic circuit
JPS58107725A (ja) * 1981-12-22 1983-06-27 Nec Corp 電流切換型論理回路

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5710530A (en) * 1980-05-16 1982-01-20 Ibm Electronic device
JPS5756945A (en) * 1980-09-19 1982-04-05 Mitsubishi Electric Corp Logic circuit
JPS58107725A (ja) * 1981-12-22 1983-06-27 Nec Corp 電流切換型論理回路

Also Published As

Publication number Publication date
JPH0464032B2 (https=) 1992-10-13

Similar Documents

Publication Publication Date Title
US20020027465A1 (en) Variable delay circuit
EP0453185B1 (en) ECL output buffer circuit
JPH0613859A (ja) 遅延出力信号の供給方法および装置
US5191234A (en) Pulse signal generator and cascode differential amplifier
KR900002599B1 (ko) 게이트 회로장치
US5917360A (en) Differential current-switch circuit, D/A conversion circuit and method of transient response reduction
KR101177150B1 (ko) 지연 회로, 및 시험 장치
US5243240A (en) Pulse signal generator having delay stages and feedback path to control delay time
JPH11145800A (ja) Ｃｍｏｓ型可変遅延回路及びその遅延時間の制御方法並びに半導体試験装置
JP3431053B2 (ja) タイミング発生装置
JPS60124122A (ja) 論理ゲ−ト回路
JPH0792492B2 (ja) 電子デバイス駆動回路
US4719371A (en) Differential type gate circuit having control signal input
JP3198748B2 (ja) 静電容量検出回路
JPS62171315A (ja) 遅延調整回路
JP3136890B2 (ja) プログラマブル遅延発生装置
JP2725495B2 (ja) タイミング発生回路
JP2991065B2 (ja) 可変遅延回路および遅延時間検査方法
JPH0421370B2 (https=)
JP2777399B2 (ja) 可変遅延回路並びにその回路を用いたタイミング発生装置及びｌｓｉテスタ
JPH0529938A (ja) 制御装置
JPS60167519A (ja) 半導体遅延回路
JPS6281119A (ja) 半導体集積回路装置
JPS63127614A (ja) ピ−クデイテクタ回路
JPH0732357B2 (ja) 論理レベル設定回路