JPH0464032B2 - - Google Patents
Info
- Publication number
- JPH0464032B2 JPH0464032B2 JP58232531A JP23253183A JPH0464032B2 JP H0464032 B2 JPH0464032 B2 JP H0464032B2 JP 58232531 A JP58232531 A JP 58232531A JP 23253183 A JP23253183 A JP 23253183A JP H0464032 B2 JPH0464032 B2 JP H0464032B2
- Authority
- JP
- Japan
- Prior art keywords
- output
- transistor
- constant current
- circuit
- terminal pin
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/003—Modifications for increasing the reliability for protection
- H03K19/00323—Delay compensation
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/319—Tester hardware, i.e. output processing circuits
- G01R31/31903—Tester hardware, i.e. output processing circuits tester configuration
- G01R31/31908—Tester set-up, e.g. configuring the tester to the device under test [DUT], down loading test patterns
- G01R31/3191—Calibration
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Testing Of Individual Semiconductor Devices (AREA)
- Logic Circuits (AREA)
Priority Applications (5)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58232531A JPS60124122A (ja) | 1983-12-09 | 1983-12-09 | 論理ゲ−ト回路 |
| DE8484308520T DE3483576D1 (de) | 1983-12-09 | 1984-12-07 | Tor-schaltungsanordnung. |
| EP84308520A EP0151875B1 (en) | 1983-12-09 | 1984-12-07 | Gate circuit device |
| KR1019840007774A KR900002599B1 (ko) | 1983-12-09 | 1984-12-08 | 게이트 회로장치 |
| US06/679,998 US4645958A (en) | 1983-12-09 | 1984-12-10 | Variable delay gate circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58232531A JPS60124122A (ja) | 1983-12-09 | 1983-12-09 | 論理ゲ−ト回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS60124122A JPS60124122A (ja) | 1985-07-03 |
| JPH0464032B2 true JPH0464032B2 (https=) | 1992-10-13 |
Family
ID=16940795
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP58232531A Granted JPS60124122A (ja) | 1983-12-09 | 1983-12-09 | 論理ゲ−ト回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS60124122A (https=) |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4346343A (en) * | 1980-05-16 | 1982-08-24 | International Business Machines Corporation | Power control means for eliminating circuit to circuit delay differences and providing a desired circuit delay |
| JPS5756945A (en) * | 1980-09-19 | 1982-04-05 | Mitsubishi Electric Corp | Logic circuit |
| JPS58107725A (ja) * | 1981-12-22 | 1983-06-27 | Nec Corp | 電流切換型論理回路 |
-
1983
- 1983-12-09 JP JP58232531A patent/JPS60124122A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS60124122A (ja) | 1985-07-03 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6313681B1 (en) | Variable delay circuit | |
| US4675562A (en) | Method and apparatus for dynamically controlling the timing of signals in automatic test systems | |
| US5072136A (en) | Ecl output buffer circuit with improved compensation | |
| US5191234A (en) | Pulse signal generator and cascode differential amplifier | |
| US4507576A (en) | Method and apparatus for synthesizing a drive signal for active IC testing including slew rate adjustment | |
| US4820944A (en) | Method and apparatus for dynamically controlling the timing of signals in automatic test systems | |
| JPH05259845A (ja) | 遅延線 | |
| EP0151875B1 (en) | Gate circuit device | |
| US5917360A (en) | Differential current-switch circuit, D/A conversion circuit and method of transient response reduction | |
| EP0477537A2 (en) | Timing generator | |
| US5243240A (en) | Pulse signal generator having delay stages and feedback path to control delay time | |
| JPS58184817A (ja) | 遅延回路 | |
| JP2002156422A (ja) | 半導体試験装置 | |
| JPH0464032B2 (https=) | ||
| JPH0792492B2 (ja) | 電子デバイス駆動回路 | |
| JPH0421370B2 (https=) | ||
| JPS62171315A (ja) | 遅延調整回路 | |
| JP2725495B2 (ja) | タイミング発生回路 | |
| US5781059A (en) | Driver circuit for semiconductor test system | |
| JP3036962B2 (ja) | 集積回路のテスト回路 | |
| JPH0529938A (ja) | 制御装置 | |
| JP2777399B2 (ja) | 可変遅延回路並びにその回路を用いたタイミング発生装置及びlsiテスタ | |
| CN117391016A (zh) | 仿真电路、阻抗校准仿真方法与电子设备 | |
| JPS62263706A (ja) | 差動遅延緩衝器 | |
| JPH07264022A (ja) | プログラマブル遅延発生装置 |