JPS5963084A - メモリ制御装置 - Google Patents

メモリ制御装置

Info

Publication number
JPS5963084A
JPS5963084A JP58154833A JP15483383A JPS5963084A JP S5963084 A JPS5963084 A JP S5963084A JP 58154833 A JP58154833 A JP 58154833A JP 15483383 A JP15483383 A JP 15483383A JP S5963084 A JPS5963084 A JP S5963084A
Authority
JP
Japan
Prior art keywords
memory
address
signal
output
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP58154833A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6152504B2 (cg-RX-API-DMAC7.html
Inventor
Mamoru Hinai
比内　護
Chikahiko Izumi
泉　千賀彦
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP58154833A priority Critical patent/JPS5963084A/ja
Publication of JPS5963084A publication Critical patent/JPS5963084A/ja
Publication of JPS6152504B2 publication Critical patent/JPS6152504B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/10—Address translation
    • G06F12/1027—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB]
    • G06F12/1045—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB] associated with a data cache

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
JP58154833A 1983-08-26 1983-08-26 メモリ制御装置 Granted JPS5963084A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58154833A JPS5963084A (ja) 1983-08-26 1983-08-26 メモリ制御装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58154833A JPS5963084A (ja) 1983-08-26 1983-08-26 メモリ制御装置

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
JP959878A Division JPS54102930A (en) 1978-01-31 1978-01-31 Bipolar memory

Publications (2)

Publication Number Publication Date
JPS5963084A true JPS5963084A (ja) 1984-04-10
JPS6152504B2 JPS6152504B2 (cg-RX-API-DMAC7.html) 1986-11-13

Family

ID=15592873

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58154833A Granted JPS5963084A (ja) 1983-08-26 1983-08-26 メモリ制御装置

Country Status (1)

Country Link
JP (1) JPS5963084A (cg-RX-API-DMAC7.html)

Also Published As

Publication number Publication date
JPS6152504B2 (cg-RX-API-DMAC7.html) 1986-11-13

Similar Documents

Publication Publication Date Title
US5060145A (en) Memory access system for pipelined data paths to and from storage
US5848258A (en) Memory bank addressing scheme
JPH0315211B2 (cg-RX-API-DMAC7.html)
JPH07120312B2 (ja) バッファメモリ制御装置
JPH05173837A (ja) オペランド内の情報のスタティックおよびダイナミック・マスキングを兼ね備えるデータ処理システム
JPS59180767A (ja) 直列化装置
JPS63101944A (ja) 記憶制御装置
JPH0529945B2 (cg-RX-API-DMAC7.html)
JP2561261B2 (ja) バッファ記憶アクセス方法
JPS5963084A (ja) メモリ制御装置
EP0310446A2 (en) Cache memory management method
JPH0283736A (ja) バッファ記憶制御装置のｏｓｃ検出方式
US5396605A (en) Buffer storage control apparatus including a translation lookaside buffer and an improved address comparator layout arrangement
JPS58142459A (ja) 主記憶装置
JP2636485B2 (ja) キャッシュ記憶装置
JPS6155755A (ja) メモリ制御装置
JPS6027967A (ja) バツフア記憶装置のブロツク転送制御方式
JPS61204751A (ja) 記憶装置制御方式
JPS6019811B2 (ja) アドレス変換装置
JPH0719224B2 (ja) 演算処理装置
JPH02176839A (ja) 情報処理装置
JPS62212751A (ja) デ−タ処理装置
JPH0719226B2 (ja) 情報処理装置
JPS59191185A (ja) デ−タ処理装置
JPH0547856B2 (cg-RX-API-DMAC7.html)