JPS5958552A - スロ−ダウン制御方式 - Google Patents

スロ−ダウン制御方式

Info

Publication number
JPS5958552A
JPS5958552A JP16905682A JP16905682A JPS5958552A JP S5958552 A JPS5958552 A JP S5958552A JP 16905682 A JP16905682 A JP 16905682A JP 16905682 A JP16905682 A JP 16905682A JP S5958552 A JPS5958552 A JP S5958552A
Authority
JP
Japan
Prior art keywords
input
resources
program
slowdown
queue
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP16905682A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0126093B2 (OSRAM
Inventor
Takanao Hiraoka
平岡　敬尚
Minoru Yamada
実 山田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP16905682A priority Critical patent/JPS5958552A/ja
Publication of JPS5958552A publication Critical patent/JPS5958552A/ja
Publication of JPH0126093B2 publication Critical patent/JPH0126093B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/50—Allocation of resources, e.g. of the central processing unit [CPU]

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
JP16905682A 1982-09-28 1982-09-28 スロ−ダウン制御方式 Granted JPS5958552A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP16905682A JPS5958552A (ja) 1982-09-28 1982-09-28 スロ−ダウン制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP16905682A JPS5958552A (ja) 1982-09-28 1982-09-28 スロ−ダウン制御方式

Publications (2)

Publication Number Publication Date
JPS5958552A true JPS5958552A (ja) 1984-04-04
JPH0126093B2 JPH0126093B2 (OSRAM) 1989-05-22

Family

ID=15879516

Family Applications (1)

Application Number Title Priority Date Filing Date
JP16905682A Granted JPS5958552A (ja) 1982-09-28 1982-09-28 スロ−ダウン制御方式

Country Status (1)

Country Link
JP (1) JPS5958552A (OSRAM)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04123234A (ja) * 1990-09-14 1992-04-23 Hitachi Ltd マルチプロセッサのプロセススケジューリング方式及びメモリ管理方式
JP2008547130A (ja) * 2005-06-27 2008-12-25 エービー イニティオ ソフトウェア コーポレーション メッセージ待ち行列の管理

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04123234A (ja) * 1990-09-14 1992-04-23 Hitachi Ltd マルチプロセッサのプロセススケジューリング方式及びメモリ管理方式
JP2008547130A (ja) * 2005-06-27 2008-12-25 エービー イニティオ ソフトウェア コーポレーション メッセージ待ち行列の管理

Also Published As

Publication number Publication date
JPH0126093B2 (OSRAM) 1989-05-22

Similar Documents

Publication Publication Date Title
JPH0820963B2 (ja) 計算機システムを動作させる方法及び計算機システム
JPS5958552A (ja) スロ−ダウン制御方式
JPS605358A (ja) 記憶領域のセル管理制御方式
US5875299A (en) disk access apparatus for performing a stride processing of data
JPS62182957A (ja) 通信トレ−ス方式
JPS6152761A (ja) 演算装置
JP2903525B2 (ja) ジョブ管理方式
JP2787107B2 (ja) バッファ制御方式及び装置
JPS59146347A (ja) プロセス間通信方式
JPH04367037A (ja) 計算機システム
JPS5854467A (ja) ロギング・デ−タ収集制御方式
JPS6057096B2 (ja) 割込制御方式
JPS63172346A (ja) スタツク割当方法
JPS6079461A (ja) 負荷分散方式
JPS59170950A (ja) タスク優先制御方式
JPH0644257B2 (ja) 不特定長連続領域のバッファリング方法
KR20020075667A (ko) 이동통신 시스템에서의 쓰레드 지향 동적 버퍼를 이용한데이터 처리 장치 및 그 방법
JPS6151256A (ja) 受信デ−タ転送制御方式
JPH01283653A (ja) メモリプール管理方式
JPH02188865A (ja) プロセッサ間共有メモリ管理装置
JPS6277630A (ja) 計算機の入出力制御方式
JPS6341965A (ja) サブチャネル情報の表示方式
JPH01147766A (ja) マルチプロセッサシステム
JPS6240559A (ja) バツフアの制御方式
JPH02196338A (ja) データベースアクセス方式