JPS5952495A - Mos−ram装置 - Google Patents

Mos−ram装置

Info

Publication number
JPS5952495A
JPS5952495A JP57160998A JP16099882A JPS5952495A JP S5952495 A JPS5952495 A JP S5952495A JP 57160998 A JP57160998 A JP 57160998A JP 16099882 A JP16099882 A JP 16099882A JP S5952495 A JPS5952495 A JP S5952495A
Authority
JP
Japan
Prior art keywords
circuit
signal
timing
output
address
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP57160998A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0379798B2 (enrdf_load_stackoverflow
Inventor
Yoshiaki Onishi
良明 大西
Hiroshi Kawamoto
洋 川本
Norimasa Yasui
安井 徳政
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP57160998A priority Critical patent/JPS5952495A/ja
Publication of JPS5952495A publication Critical patent/JPS5952495A/ja
Publication of JPH0379798B2 publication Critical patent/JPH0379798B2/ja
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C11/00Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
JP57160998A 1982-09-17 1982-09-17 Mos−ram装置 Granted JPS5952495A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57160998A JPS5952495A (ja) 1982-09-17 1982-09-17 Mos−ram装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57160998A JPS5952495A (ja) 1982-09-17 1982-09-17 Mos−ram装置

Publications (2)

Publication Number Publication Date
JPS5952495A true JPS5952495A (ja) 1984-03-27
JPH0379798B2 JPH0379798B2 (enrdf_load_stackoverflow) 1991-12-19

Family

ID=15726624

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57160998A Granted JPS5952495A (ja) 1982-09-17 1982-09-17 Mos−ram装置

Country Status (1)

Country Link
JP (1) JPS5952495A (enrdf_load_stackoverflow)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63140490A (ja) * 1986-12-03 1988-06-13 Sharp Corp ダイナミツクram
JPH03228288A (ja) * 1990-01-31 1991-10-09 Nec Ic Microcomput Syst Ltd ディジット・バランス・プリチャージ回路
US7362639B2 (en) 2004-12-01 2008-04-22 Nec Electronics Corporation Semiconductor memory device and refresh control method

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS55150192A (en) * 1979-05-08 1980-11-21 Nec Corp Memory unit
JPS57109184A (en) * 1980-12-25 1982-07-07 Toshiba Corp Dynamic memory device

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS55150192A (en) * 1979-05-08 1980-11-21 Nec Corp Memory unit
JPS57109184A (en) * 1980-12-25 1982-07-07 Toshiba Corp Dynamic memory device

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63140490A (ja) * 1986-12-03 1988-06-13 Sharp Corp ダイナミツクram
JPH03228288A (ja) * 1990-01-31 1991-10-09 Nec Ic Microcomput Syst Ltd ディジット・バランス・プリチャージ回路
US7362639B2 (en) 2004-12-01 2008-04-22 Nec Electronics Corporation Semiconductor memory device and refresh control method

Also Published As

Publication number Publication date
JPH0379798B2 (enrdf_load_stackoverflow) 1991-12-19

Similar Documents

Publication Publication Date Title
CN112071348B (zh) 用于确定极值数值的设备、系统及方法
US5319589A (en) Dynamic content addressable memory device and a method of operating thereof
US6205076B1 (en) Destructive read type memory circuit, restoring circuit for the same and sense amplifier
US5905672A (en) Ferroelectric memory using ferroelectric reference cells
JP2004526268A (ja) 強誘電体メモリおよびその動作方法
JPH11126491A (ja) 半導体記憶装置
JP3953461B2 (ja) 集積回路メモリ
US6430098B1 (en) Transparent continuous refresh RAM cell architecture
JP2008198242A (ja) 半導体記憶装置
US7129749B1 (en) Programmable logic device having a configurable DRAM with transparent refresh
KR940009078B1 (ko) 반도체 기억 장치
TW579519B (en) Semiconductor memory device
JPH01251397A (ja) 半導体メモリ装置
CA1160742A (en) Static ram memory cell
JPS5952495A (ja) Mos−ram装置
JP2007018584A (ja) 半導体記憶装置
JPS60119698A (ja) 半導体メモリ
US3882472A (en) Data flow control in memory having two device memory cells
EP0163721A1 (en) Semiconductor memory
JP2721931B2 (ja) 半導体メモリのためのシリアル選択回路
JPS60197997A (ja) 半導体記憶装置
KR100269597B1 (ko) 반도체 메모리
JP2595266B2 (ja) Rom回路
JPH0427636B2 (enrdf_load_stackoverflow)
JPS60211692A (ja) 半導体記憶装置