JPS5947658A - デ−タ処理装置の診断方式 - Google Patents

デ−タ処理装置の診断方式

Info

Publication number
JPS5947658A
JPS5947658A JP57159105A JP15910582A JPS5947658A JP S5947658 A JPS5947658 A JP S5947658A JP 57159105 A JP57159105 A JP 57159105A JP 15910582 A JP15910582 A JP 15910582A JP S5947658 A JPS5947658 A JP S5947658A
Authority
JP
Japan
Prior art keywords
address
data processing
processing device
main memory
contents
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP57159105A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6252335B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html
Inventor
Yasuo Doi
土井 泰雄
Toshiki Nakajima
俊樹 中島
Kouki Shibata
柴田 拡揮
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP57159105A priority Critical patent/JPS5947658A/ja
Publication of JPS5947658A publication Critical patent/JPS5947658A/ja
Publication of JPS6252335B2 publication Critical patent/JPS6252335B2/ja
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/22Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Debugging And Monitoring (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
JP57159105A 1982-09-13 1982-09-13 デ−タ処理装置の診断方式 Granted JPS5947658A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57159105A JPS5947658A (ja) 1982-09-13 1982-09-13 デ−タ処理装置の診断方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57159105A JPS5947658A (ja) 1982-09-13 1982-09-13 デ−タ処理装置の診断方式

Publications (2)

Publication Number Publication Date
JPS5947658A true JPS5947658A (ja) 1984-03-17
JPS6252335B2 JPS6252335B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1987-11-05

Family

ID=15686346

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57159105A Granted JPS5947658A (ja) 1982-09-13 1982-09-13 デ−タ処理装置の診断方式

Country Status (1)

Country Link
JP (1) JPS5947658A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6234238A (ja) * 1985-08-07 1987-02-14 Mitsubishi Electric Corp マイクロプロセツサ
JPS63124145A (ja) * 1986-11-13 1988-05-27 Nec Corp 情報処理装置
JPH01102936U (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) * 1987-12-28 1989-07-12
US5983367A (en) * 1996-10-29 1999-11-09 Mitsubishi Denki Kabushiki Kaisha Microprocessor having a CPU and at least two memory cell arrays on the same semiconductor chip, including a shared sense amplifier

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6234238A (ja) * 1985-08-07 1987-02-14 Mitsubishi Electric Corp マイクロプロセツサ
JPS63124145A (ja) * 1986-11-13 1988-05-27 Nec Corp 情報処理装置
JPH01102936U (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) * 1987-12-28 1989-07-12
US5983367A (en) * 1996-10-29 1999-11-09 Mitsubishi Denki Kabushiki Kaisha Microprocessor having a CPU and at least two memory cell arrays on the same semiconductor chip, including a shared sense amplifier

Also Published As

Publication number Publication date
JPS6252335B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1987-11-05

Similar Documents

Publication Publication Date Title
JPS5960652A (ja) デ−タ処理装置
JPS58191046A (ja) Cpu制御方法
JPS5947658A (ja) デ−タ処理装置の診断方式
EP0323123A2 (en) A storage control system in a computer system
JPH0192856A (ja) アクセス及び欠陥論理信号を用いて主メモリユニットを保護する装置及び方法
JPH0635747A (ja) デバッグ支援装置
JPS59214977A (ja) デ−タ処理装置
JPS63197254A (ja) 仮想記憶制御装置
JPS6220034A (ja) プログラム状態語切換制御方式
JPS60181859A (ja) 集合チヤネルの制御方式
JPH04156620A (ja) 仮想計算機システム
JPH0588883A (ja) 情報処理装置
JPS63123140A (ja) 履歴情報記憶装置
JPH0219495B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPS599755A (ja) マイクロプログラム読出し制御方式
JPS59165176A (ja) 画像処理装置
JPS60118957A (ja) デ−タ処理システムにおける障害主記憶装置アドレス制御方式
JPH0248749A (ja) バッファ記憶制御装置
JPS63303446A (ja) 情報処理装置
JPH0812637B2 (ja) アドレス変換方式
JPS59121557A (ja) 情報処理装置内履歴情報記憶方式
JPS6252644A (ja) 命令実行履歴収集装置
JPS63123137A (ja) アドレス一致信号発生方式
JPH01161420A (ja) 情報処理装置
JPS59226955A (ja) プログラム・デバツク装置