JPS5945720A - Ｃｍｏｓ論理回路 - Google Patents

Ｃｍｏｓ論理回路

Info

Publication number
JPS5945720A
JPS5945720A JP57157007A JP15700782A JPS5945720A JP S5945720 A JPS5945720 A JP S5945720A JP 57157007 A JP57157007 A JP 57157007A JP 15700782 A JP15700782 A JP 15700782A JP S5945720 A JPS5945720 A JP S5945720A
Authority
JP
Japan
Prior art keywords
logic
type
circuit
setting circuit
fet
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP57157007A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0446014B2 (enEXAMPLES
Inventor
Hideji Koike
秀治 小池
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp, Tokyo Shibaura Electric Co Ltd filed Critical Toshiba Corp
Priority to JP57157007A priority Critical patent/JPS5945720A/ja
Publication of JPS5945720A publication Critical patent/JPS5945720A/ja
Publication of JPH0446014B2 publication Critical patent/JPH0446014B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/20—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits characterised by logic function, e.g. AND, OR, NOR, NOT circuits
    • H03K19/21—EXCLUSIVE-OR circuits, i.e. giving output if input signal exists at only one input; COINCIDENCE circuits, i.e. giving output only if all input signals are identical
    • H03K19/215—EXCLUSIVE-OR circuits, i.e. giving output if input signal exists at only one input; COINCIDENCE circuits, i.e. giving output only if all input signals are identical using field-effect transistors

Landscapes

  • Logic Circuits (AREA)
  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
JP57157007A 1982-09-09 1982-09-09 Ｃｍｏｓ論理回路 Granted JPS5945720A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57157007A JPS5945720A (ja) 1982-09-09 1982-09-09 Ｃｍｏｓ論理回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57157007A JPS5945720A (ja) 1982-09-09 1982-09-09 Ｃｍｏｓ論理回路

Publications (2)

Publication Number Publication Date
JPS5945720A true JPS5945720A (ja) 1984-03-14
JPH0446014B2 JPH0446014B2 (enEXAMPLES) 1992-07-28

Family

ID=15640136

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57157007A Granted JPS5945720A (ja) 1982-09-09 1982-09-09 Ｃｍｏｓ論理回路

Country Status (1)

Country Link
JP (1) JPS5945720A (enEXAMPLES)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62293426A (ja) * 1986-06-12 1987-12-21 Matsushita Electric Ind Co Ltd 一致検出回路
US4885544A (en) * 1987-12-28 1989-12-05 Kabushiki Kaisha Toshiba Determination circuit for data coincidence
KR100919567B1 (ko) * 2002-12-27 2009-10-01 주식회사 하이닉스반도체 배타적 오아게이트 회로

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5342456U (enEXAMPLES) * 1976-09-16 1978-04-12

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5342456U (enEXAMPLES) * 1976-09-16 1978-04-12

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62293426A (ja) * 1986-06-12 1987-12-21 Matsushita Electric Ind Co Ltd 一致検出回路
US4885544A (en) * 1987-12-28 1989-12-05 Kabushiki Kaisha Toshiba Determination circuit for data coincidence
KR100919567B1 (ko) * 2002-12-27 2009-10-01 주식회사 하이닉스반도체 배타적 오아게이트 회로

Also Published As

Publication number Publication date
JPH0446014B2 (enEXAMPLES) 1992-07-28

Similar Documents

Publication Publication Date Title
US4532439A (en) Mosfet logical circuit with increased noise margin
US4042839A (en) Low power dissipation combined enhancement depletion switching driver circuit
JP3118071B2 (ja) レベル変換回路
US5095230A (en) Data output circuit of semiconductor device
US4749886A (en) Reduced parallel EXCLUSIVE or and EXCLUSIVE NOR gate
JPS61103223A (ja) 定電圧発生回路
US6359496B1 (en) Analog switch including two complementary MOS field-effect transitors
US4652773A (en) Integrated circuits with electrically erasable electrically programmable latch circuits therein for controlling operation
JPS61118023A (ja) Ｍｏｓ型半導体集積回路の入力ゲ−ト回路
JPS6059820A (ja) Ｍｏｓインバータ回路
JPS58207718A (ja) 出力回路
JPS5945720A (ja) Ｃｍｏｓ論理回路
KR970067337A (ko) 게이트 절연 박막을 가진 cmos 트랜지스터를 포함하는 고전압 레벨 시프트 회로
JPS5928986B2 (ja) 半導体集積回路
KR870700181A (ko) 고 신뢰성 상보 논리회로
JPS58120321A (ja) 入力回路
JPH0517729B2 (enEXAMPLES)
JPH0461417A (ja) 半導体集積回路装置
JPH0446416A (ja) ２つの入力と１つの出力を備えた論理回路
KR940006663Y1 (ko) I/o 회로
KR940000266B1 (ko) 저전력 소비 출력 버퍼회로
JPH03204219A (ja) Ｃｍｏｓラッチ回路
KR940000267B1 (ko) 직렬 비교기 집적회로
JPS6182532A (ja) インバ−タ回路
KR920001714A (ko) 반도체 소자의 언더슈트(Undershoot) 저항회로