JPS5942686A - 情報処理装置 - Google Patents

情報処理装置

Info

Publication number
JPS5942686A
JPS5942686A JP57152034A JP15203482A JPS5942686A JP S5942686 A JPS5942686 A JP S5942686A JP 57152034 A JP57152034 A JP 57152034A JP 15203482 A JP15203482 A JP 15203482A JP S5942686 A JPS5942686 A JP S5942686A
Authority
JP
Japan
Prior art keywords
buffer
write
store buffer
read
request
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP57152034A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6343774B2 (enrdf_load_stackoverflow
Inventor
Hideki Nishimura
英樹 西村
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP57152034A priority Critical patent/JPS5942686A/ja
Publication of JPS5942686A publication Critical patent/JPS5942686A/ja
Publication of JPS6343774B2 publication Critical patent/JPS6343774B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
JP57152034A 1982-08-31 1982-08-31 情報処理装置 Granted JPS5942686A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57152034A JPS5942686A (ja) 1982-08-31 1982-08-31 情報処理装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57152034A JPS5942686A (ja) 1982-08-31 1982-08-31 情報処理装置

Publications (2)

Publication Number Publication Date
JPS5942686A true JPS5942686A (ja) 1984-03-09
JPS6343774B2 JPS6343774B2 (enrdf_load_stackoverflow) 1988-09-01

Family

ID=15531603

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57152034A Granted JPS5942686A (ja) 1982-08-31 1982-08-31 情報処理装置

Country Status (1)

Country Link
JP (1) JPS5942686A (enrdf_load_stackoverflow)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6266348A (ja) * 1985-09-18 1987-03-25 Nec Corp キヤツシユメモリ制御装置におけるストアチエツク方式
JPS63173146A (ja) * 1987-01-13 1988-07-16 Yokogawa Electric Corp キヤツシユメモリ制御システム
JPS63302033A (ja) * 1987-05-14 1988-12-08 ピーピージー・インダストリーズ・インコーポレイテッド チップ抵抗性被膜
JPH03288245A (ja) * 1990-04-03 1991-12-18 Mitsubishi Electric Corp データ処理装置
JPH04287125A (ja) * 1991-03-15 1992-10-12 Koufu Nippon Denki Kk 情報処理装置

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5324260A (en) * 1976-08-19 1978-03-06 Matsushita Electric Works Ltd Open circuit delayed non-contact relay

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5324260A (en) * 1976-08-19 1978-03-06 Matsushita Electric Works Ltd Open circuit delayed non-contact relay

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6266348A (ja) * 1985-09-18 1987-03-25 Nec Corp キヤツシユメモリ制御装置におけるストアチエツク方式
JPS63173146A (ja) * 1987-01-13 1988-07-16 Yokogawa Electric Corp キヤツシユメモリ制御システム
JPS63302033A (ja) * 1987-05-14 1988-12-08 ピーピージー・インダストリーズ・インコーポレイテッド チップ抵抗性被膜
JPH03288245A (ja) * 1990-04-03 1991-12-18 Mitsubishi Electric Corp データ処理装置
JPH04287125A (ja) * 1991-03-15 1992-10-12 Koufu Nippon Denki Kk 情報処理装置

Also Published As

Publication number Publication date
JPS6343774B2 (enrdf_load_stackoverflow) 1988-09-01

Similar Documents

Publication Publication Date Title
JP2553274B2 (ja) 高速データ・アクセス・システム
US5530833A (en) Apparatus and method for updating LRU pointer in a controller for two-way set associative cache
JPH0616272B2 (ja) メモリアクセス制御方式
JPS5942686A (ja) 情報処理装置
CA1229423A (en) Look-aside buffer lru marker controller
JPS60207943A (ja) 階層記憶システムにおける１次記憶の内容の保護方法
WO2024066496A1 (zh) 一种数据的访问方法及装置
JP3239935B2 (ja) 密結合マルチプロセッサシステムの制御方法、密結合マルチプロセッサシステム及びその記録媒体
EP0475730B1 (en) Write-read/write-pass memory subsystem cycle
JPH0644261B2 (ja) マルチプロセッサシステムにおけるキャッシュ制御方式
JP3241637B2 (ja) キャッシュメモリ
JPS62226348A (ja) 主記憶装置兼主記憶制御装置
JPH0769862B2 (ja) キャッシュメモリ装置
JPH0793215A (ja) 半導体記憶装置
JPH06309229A (ja) データ処理装置
JPH0822416A (ja) キャッシュメモリの制御方法
JPS5829186A (ja) 情報処理装置
JPS6020256A (ja) バツフア記憶装置の制御方式
JPH04239936A (ja) キャッシュ制御装置
JPH113288A (ja) キャッシュメモリ装置およびキャッシュメモリの障害制御方法
JPH04305746A (ja) キャッシュメモリ制御装置
JPH11149410A (ja) コピータグメモリにＥｘｃｌｕｓｉｖｅ Ｈｉｔしたトランザクションに対するキャンセル信号送信方式
JPS6310461B2 (enrdf_load_stackoverflow)
JPS61125658A (ja) アドレス変換方式
JPH02224158A (ja) キャッシュメモリ装置及びデータ処理装置並びにデータアクセス方法とキャッシュメモリへのデータ格納方法