JPS5924492A - 半導体記憶装置の構成方法 - Google Patents
半導体記憶装置の構成方法Info
- Publication number
- JPS5924492A JPS5924492A JP57131976A JP13197682A JPS5924492A JP S5924492 A JPS5924492 A JP S5924492A JP 57131976 A JP57131976 A JP 57131976A JP 13197682 A JP13197682 A JP 13197682A JP S5924492 A JPS5924492 A JP S5924492A
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- words
- word
- memory
- address
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Static Random-Access Memory (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57131976A JPS5924492A (ja) | 1982-07-30 | 1982-07-30 | 半導体記憶装置の構成方法 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57131976A JPS5924492A (ja) | 1982-07-30 | 1982-07-30 | 半導体記憶装置の構成方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5924492A true JPS5924492A (ja) | 1984-02-08 |
| JPH0429158B2 JPH0429158B2 (enExample) | 1992-05-18 |
Family
ID=15070625
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP57131976A Granted JPS5924492A (ja) | 1982-07-30 | 1982-07-30 | 半導体記憶装置の構成方法 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5924492A (enExample) |
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6122649A (ja) * | 1984-07-02 | 1986-01-31 | Fujitsu Ltd | ゲ−トアレイlsi装置 |
| JPS6122648A (ja) * | 1984-07-02 | 1986-01-31 | Fujitsu Ltd | マスタスライス型半導体集積回路装置 |
| JPH0346192A (ja) * | 1989-07-14 | 1991-02-27 | Hitachi Ltd | 半導体装置及び半導体メモリ装置 |
| JPH0696584A (ja) * | 1992-06-25 | 1994-04-08 | Siemens Ag | 集積半導体メモリの製造方法 |
| JPH0823996B2 (ja) * | 1986-08-11 | 1996-03-06 | エヌ・ベー・フィリップス・フルーイランペンファブリケン | 2個以上の集積半導体回路の集合体 |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5624946A (en) * | 1979-08-08 | 1981-03-10 | Fujitsu Ltd | Master slice type integrated circuit |
-
1982
- 1982-07-30 JP JP57131976A patent/JPS5924492A/ja active Granted
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5624946A (en) * | 1979-08-08 | 1981-03-10 | Fujitsu Ltd | Master slice type integrated circuit |
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6122649A (ja) * | 1984-07-02 | 1986-01-31 | Fujitsu Ltd | ゲ−トアレイlsi装置 |
| JPS6122648A (ja) * | 1984-07-02 | 1986-01-31 | Fujitsu Ltd | マスタスライス型半導体集積回路装置 |
| JPH0823996B2 (ja) * | 1986-08-11 | 1996-03-06 | エヌ・ベー・フィリップス・フルーイランペンファブリケン | 2個以上の集積半導体回路の集合体 |
| JPH0346192A (ja) * | 1989-07-14 | 1991-02-27 | Hitachi Ltd | 半導体装置及び半導体メモリ装置 |
| JPH0696584A (ja) * | 1992-06-25 | 1994-04-08 | Siemens Ag | 集積半導体メモリの製造方法 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0429158B2 (enExample) | 1992-05-18 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US7630230B2 (en) | Static random access memory architecture | |
| JPS6228516B2 (enExample) | ||
| JPH03263687A (ja) | マルチポートメモリ | |
| US7069493B2 (en) | Semiconductor memory device equipped with error correction circuit | |
| US6515915B2 (en) | Circuits and methods for outputting multi-level data through a single input/output pin | |
| JP3533227B2 (ja) | 半導体記憶装置 | |
| JPS6116351A (ja) | システムメモリ用単一誤り訂正回路 | |
| US4972380A (en) | Decoding circuit for functional block | |
| US5490115A (en) | Method and apparatus for writing to memory cells in a minimum number of cycles during a memory test operation | |
| US6219283B1 (en) | Memory device with local write data latches | |
| US6243319B1 (en) | Semiconductor memory equipped with row address decoder having reduced signal propagation delay time | |
| JPS5924492A (ja) | 半導体記憶装置の構成方法 | |
| JPS6063786A (ja) | センスアンプ | |
| US6349069B2 (en) | Semiconductor memory device | |
| JPS60167188A (ja) | 半導体メモリ | |
| JPS59225615A (ja) | ゲ−トアレイ内のram構成方法 | |
| Sunaga | A 30-ns cycle time 4-Mb mask ROM | |
| JPH04217359A (ja) | 半導体記憶装置 | |
| JPS60171696A (ja) | 半導体記憶装置 | |
| JP2001195877A (ja) | 半導体集積装置 | |
| JPH0325793A (ja) | 半導体記憶装置 | |
| JPS6323336A (ja) | マスタスライス方式半導体集積回路 | |
| JPH08221976A (ja) | 半導体記憶装置 | |
| JPH036598B2 (enExample) | ||
| JPH0793036B2 (ja) | 半導体記憶装置 |