JPS59184943A - 情報処理装置 - Google Patents
情報処理装置Info
- Publication number
- JPS59184943A JPS59184943A JP58059846A JP5984683A JPS59184943A JP S59184943 A JPS59184943 A JP S59184943A JP 58059846 A JP58059846 A JP 58059846A JP 5984683 A JP5984683 A JP 5984683A JP S59184943 A JPS59184943 A JP S59184943A
- Authority
- JP
- Japan
- Prior art keywords
- register
- registers
- bits
- detection
- state
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Executing Machine-Instructions (AREA)
- Memory System (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58059846A JPS59184943A (ja) | 1983-04-05 | 1983-04-05 | 情報処理装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58059846A JPS59184943A (ja) | 1983-04-05 | 1983-04-05 | 情報処理装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS59184943A true JPS59184943A (ja) | 1984-10-20 |
| JPH0310129B2 JPH0310129B2 (enExample) | 1991-02-13 |
Family
ID=13124976
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP58059846A Granted JPS59184943A (ja) | 1983-04-05 | 1983-04-05 | 情報処理装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS59184943A (enExample) |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH02278424A (ja) * | 1989-03-20 | 1990-11-14 | Digital Equip Corp <Dec> | 正規化装置 |
| JPH02287732A (ja) * | 1989-04-28 | 1990-11-27 | Nec Corp | レジスタアドレス生成装置 |
| JPH05143340A (ja) * | 1991-11-22 | 1993-06-11 | Fujitsu Ltd | レジスタ書き込み制御方法 |
| JPH064305A (ja) * | 1992-06-22 | 1994-01-14 | Nec Corp | プロセッサのレジスタ入替え判別回路 |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5199245A (enExample) * | 1974-10-19 | 1976-09-01 | Kimihiko Okanoe | |
| JPS51138356A (en) * | 1975-05-26 | 1976-11-29 | Mitsubishi Electric Corp | Priority interruption control circuit |
-
1983
- 1983-04-05 JP JP58059846A patent/JPS59184943A/ja active Granted
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5199245A (enExample) * | 1974-10-19 | 1976-09-01 | Kimihiko Okanoe | |
| JPS51138356A (en) * | 1975-05-26 | 1976-11-29 | Mitsubishi Electric Corp | Priority interruption control circuit |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH02278424A (ja) * | 1989-03-20 | 1990-11-14 | Digital Equip Corp <Dec> | 正規化装置 |
| JPH02287732A (ja) * | 1989-04-28 | 1990-11-27 | Nec Corp | レジスタアドレス生成装置 |
| JPH05143340A (ja) * | 1991-11-22 | 1993-06-11 | Fujitsu Ltd | レジスタ書き込み制御方法 |
| JPH064305A (ja) * | 1992-06-22 | 1994-01-14 | Nec Corp | プロセッサのレジスタ入替え判別回路 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0310129B2 (enExample) | 1991-02-13 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR940000293B1 (ko) | 단순화된 동기적 메시 프로세서 | |
| JP2539199B2 (ja) | デジタルプロセッサ制御装置 | |
| EP0100511B1 (en) | Processor for fast multiplication | |
| JPH0346850B2 (enExample) | ||
| JPS6254359A (ja) | コンピユ−タ装置 | |
| KR940000992A (ko) | 디지탈데이타프로세서작동방법 | |
| EP0497485A2 (en) | Computer for implementing two-operand instructions | |
| JPH03180933A (ja) | スタックメモリ | |
| JPS59184943A (ja) | 情報処理装置 | |
| JPH034936B2 (enExample) | ||
| US5751999A (en) | Processor and data memory for outputting and receiving data on different buses for storage in the same location | |
| JPS62156742A (ja) | デ−タ書込み制御方式 | |
| US5708842A (en) | Apparatus for changing coefficients utilized to perform a convolution operation having address generator which uses initial count number and up/down count inputs received from external | |
| JPS638971A (ja) | 多項式ベクトル演算実行制御装置 | |
| JPH0795269B2 (ja) | 命令コードのデコード装置 | |
| US5854919A (en) | Processor and its operation processing method for processing operation having bit width exceeding data width of bit storage unit | |
| JPH11126200A (ja) | ベクトル処理装置 | |
| US5490277A (en) | Digital computation integrated circuit | |
| JPH0397035A (ja) | 記憶手段構成方式 | |
| JP2770516B2 (ja) | 図形描画方式 | |
| JP2671161B2 (ja) | レジスタ干渉チェック方式 | |
| JPH02287732A (ja) | レジスタアドレス生成装置 | |
| JPS5998249A (ja) | デイジタル情報処理装置 | |
| JPH033047A (ja) | 演算機能付きメモリ | |
| JPS62249228A (ja) | シフト装置 |