JPS5915507Y2 - 半導体取着構造 - Google Patents

半導体取着構造

Info

Publication number
JPS5915507Y2
JPS5915507Y2 JP14925779U JP14925779U JPS5915507Y2 JP S5915507 Y2 JPS5915507 Y2 JP S5915507Y2 JP 14925779 U JP14925779 U JP 14925779U JP 14925779 U JP14925779 U JP 14925779U JP S5915507 Y2 JPS5915507 Y2 JP S5915507Y2
Authority
JP
Japan
Prior art keywords
metal film
mounting structure
semiconductor mounting
bonding
substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP14925779U
Other languages
English (en)
Other versions
JPS5665666U (ja
Inventor
幸弘 細見
Original Assignee
三洋電機株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 三洋電機株式会社 filed Critical 三洋電機株式会社
Priority to JP14925779U priority Critical patent/JPS5915507Y2/ja
Publication of JPS5665666U publication Critical patent/JPS5665666U/ja
Application granted granted Critical
Publication of JPS5915507Y2 publication Critical patent/JPS5915507Y2/ja
Expired legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04042—Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484—Connecting portions
    • H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484—Connecting portions
    • H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • H01L2224/48465—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Wire Bonding (AREA)
  • Die Bonding (AREA)

Description

【考案の詳細な説明】 本考案は合成樹脂からなるフレキシブル基板を用いた半
導体取着構造に関する。
従来この種の構造として第１図に示す如く、厚み約０．
０５ｍｍのポリイミド等の合成樹脂からなるフレキシブ
ル基板１上に銅などの配線金属膜２を被着し、該金属膜
上に半導体ペレット３及びワイヤ４の各ボンディングを
施したものが知られている。
然るに上記構造では各種ボンディングのために基板１を
加熱すると該基板が軟化し、上記ポンチ゛イングが困難
となる。
この点を解決するには配線金属膜２にニッケル等の硬質
金属をメッキすれば良いが、その場合、第１図の様に基
板１を直角に折るとその部分で硬質金属膜が切断し、配
線金属膜２をも切断してしまう。
本考案は上記の点に鑑みてなされたもので、第２図の実
施例に示す如く、ニッケル等の硬質金属膜５をペレット
３及びワイヤ４の各ボンディング部分のみに配線金属膜
２とメッキにより重畳被着したことを特徴とするもので
゛ある。
尚、第２図において第１図と同一部分には同一番号を付
す。
又第２図にて６は硬質金属膜５及び配線金属膜２上にメ
ッキ被着された金膜である。
かくして本考案によれば、ボンディング部分には硬質金
属膜が被着されているのでボンディング時に基板の熱変
形が生じることなくその作業が容易となり、かつ上記硬
質金属はボンディング部分のみに存在しているので基板
の大部分を配線金属膜の切断を伴うことなく自由に折曲
することができる。
【図面の簡単な説明】
第１図は従来例を示す斜視図、第２図は本考案の実施例
を示す断面図である。 １・・・・・・フレキシブル基板、２・・・・・・配線
金属膜、５・・・・・・硬質金属膜。

Claims (1)

    【実用新案登録請求の範囲】
  1. 合成樹脂からなるフレキシブル基板上に配線金属膜を被
    着し、該金属膜上に半導体ペレットボンディング及びワ
    イヤボンディングをしてなる構造において、上記ペレッ
    ト及びワイヤの各ボンディング部分のみに硬質金属膜を
    上記配線金属膜と重畳被着したことを特徴とする半導体
    取着構造。
JP14925779U 1979-10-26 1979-10-26 半導体取着構造 Expired JPS5915507Y2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP14925779U JPS5915507Y2 (ja) 1979-10-26 1979-10-26 半導体取着構造

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP14925779U JPS5915507Y2 (ja) 1979-10-26 1979-10-26 半導体取着構造

Publications (2)

Publication Number Publication Date
JPS5665666U JPS5665666U (ja) 1981-06-01
JPS5915507Y2 true JPS5915507Y2 (ja) 1984-05-08

Family

ID=29380353

Family Applications (1)

Application Number Title Priority Date Filing Date
JP14925779U Expired JPS5915507Y2 (ja) 1979-10-26 1979-10-26 半導体取着構造

Country Status (1)

Country Link
JP (1) JPS5915507Y2 (ja)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0785482B2 (ja) * 1986-02-03 1995-09-13 ミノルタ株式会社 フレキシブルプリント配線基板
JP5700761B2 (ja) * 2010-07-13 2015-04-15 日本電子材料株式会社 電気的接続装置

Also Published As

Publication number Publication date
JPS5665666U (ja) 1981-06-01

Similar Documents

Publication Publication Date Title
JP3068534B2 (ja) 半導体装置
JPS5915507Y2 (ja) 半導体取着構造
JPS60160554U (ja) 半導体用ボンディング細線
JPS5849636Y2 (ja) 樹脂モ−ルド型半導体装置用金属リボン
JPS6225906Y2 (ja)
JPH01244653A (ja) 半導体装置
JP2522094B2 (ja) 半導体パッケ―ジのリ―ドカット方法
JP2717728B2 (ja) リードフレームの製造方法
JPS6343898B2 (ja)
JPS5843233Y2 (ja) 半導体装置
JPS5849638Y2 (ja) 半導体装置
JPS633462B2 (ja)
JPS6333444Y2 (ja)
JPS6125255Y2 (ja)
JPS59184631U (ja) ヘアライン調合成樹脂板
JPH04168726A (ja) 半導体装置
JPS59117149U (ja) ビ−ムリ−ド型半導体装置
JPS5919363A (ja) 半導体装置の製造方法およびその方法において用いるリ−ドフレ−ム
JPS5822738U (ja) 回路基板
JPH07115169A (ja) リードフレームおよびｔａｂテープ
JPS60177694A (ja) フレキシブル電気回路基板
JPS60119769U (ja) フレキシブル回路基板
JPS6127252U (ja) 半導体リ−ドフレ−ム用条材
JPS62150753A (ja) 電子装置
JPS63308356A (ja) 半導体装置用リ−ドフレ−ム