JPS59115564A - 薄膜トランジスタの製造方法 - Google Patents
薄膜トランジスタの製造方法Info
- Publication number
- JPS59115564A JPS59115564A JP57228188A JP22818882A JPS59115564A JP S59115564 A JPS59115564 A JP S59115564A JP 57228188 A JP57228188 A JP 57228188A JP 22818882 A JP22818882 A JP 22818882A JP S59115564 A JPS59115564 A JP S59115564A
- Authority
- JP
- Japan
- Prior art keywords
- film
- plasma cvd
- gate
- temperature
- thin film
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/60—Insulated-gate field-effect transistors [IGFET]
Landscapes
- Electrodes Of Semiconductors (AREA)
- Formation Of Insulating Films (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57228188A JPS59115564A (ja) | 1982-12-23 | 1982-12-23 | 薄膜トランジスタの製造方法 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57228188A JPS59115564A (ja) | 1982-12-23 | 1982-12-23 | 薄膜トランジスタの製造方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS59115564A true JPS59115564A (ja) | 1984-07-04 |
| JPH0546105B2 JPH0546105B2 (https=) | 1993-07-13 |
Family
ID=16872582
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP57228188A Granted JPS59115564A (ja) | 1982-12-23 | 1982-12-23 | 薄膜トランジスタの製造方法 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS59115564A (https=) |
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5146301A (en) * | 1987-10-15 | 1992-09-08 | Sharp Kabushiki Kaisha | Terminal electrode structure of a liquid crystal panel display |
| JPH0574763A (ja) * | 1991-07-19 | 1993-03-26 | G T C:Kk | ゲート絶縁膜の形成方法 |
| US5821565A (en) * | 1988-06-29 | 1998-10-13 | Hitachi, Ltd. | Thin film transistor structure having increased on-current |
| US6716752B2 (en) * | 1998-10-29 | 2004-04-06 | Lg.Philips Lcd Co., Ltd. | Method of forming silicon oxide layer and method of manufacturing thin film transistor thereby |
| US7465679B1 (en) | 1993-02-19 | 2008-12-16 | Semiconductor Energy Laboratory Co., Ltd. | Insulating film and method of producing semiconductor device |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS58115862A (ja) * | 1981-12-28 | 1983-07-09 | Seiko Epson Corp | 薄膜トランジスタの製造方法 |
-
1982
- 1982-12-23 JP JP57228188A patent/JPS59115564A/ja active Granted
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS58115862A (ja) * | 1981-12-28 | 1983-07-09 | Seiko Epson Corp | 薄膜トランジスタの製造方法 |
Cited By (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5146301A (en) * | 1987-10-15 | 1992-09-08 | Sharp Kabushiki Kaisha | Terminal electrode structure of a liquid crystal panel display |
| US5821565A (en) * | 1988-06-29 | 1998-10-13 | Hitachi, Ltd. | Thin film transistor structure having increased on-current |
| US5981973A (en) * | 1988-06-29 | 1999-11-09 | Hitachi, Ltd. | Thin film transistor structure having increased on-current |
| JPH0574763A (ja) * | 1991-07-19 | 1993-03-26 | G T C:Kk | ゲート絶縁膜の形成方法 |
| US7465679B1 (en) | 1993-02-19 | 2008-12-16 | Semiconductor Energy Laboratory Co., Ltd. | Insulating film and method of producing semiconductor device |
| US6716752B2 (en) * | 1998-10-29 | 2004-04-06 | Lg.Philips Lcd Co., Ltd. | Method of forming silicon oxide layer and method of manufacturing thin film transistor thereby |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0546105B2 (https=) | 1993-07-13 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN100536086C (zh) | 控制由PECVD沉积在大于1m2基材上的а-SiNx:H介电薄膜均一性的方法 | |
| CN100390945C (zh) | 基底绝缘膜的形成方法 | |
| KR20150095563A (ko) | 게이트 절연층의 제조방법 | |
| US7446023B2 (en) | High-density plasma hydrogenation | |
| JPS59115564A (ja) | 薄膜トランジスタの製造方法 | |
| US6245606B1 (en) | Low temperature method for forming a thin, uniform layer of aluminum oxide | |
| JPS63304670A (ja) | 薄膜半導体装置の製造方法 | |
| JPH05291220A (ja) | 半導体装置の製造方法 | |
| JP2635320B2 (ja) | 半導体装置の製造方法 | |
| JPS60241269A (ja) | 薄膜トランジスタの製造方法 | |
| JPH06260644A (ja) | 半導体装置の製造方法 | |
| CN115410902A (zh) | 一种改善铁电mos电容性能的方法 | |
| JPS6387772A (ja) | Mis形容量 | |
| KR20010088207A (ko) | 탄탈륨산화막-티타늄산화막 복합유전막 형성방법 | |
| JP2508601B2 (ja) | 電界効果型薄膜トランジスタ | |
| TW516104B (en) | Manufacture method of gate spacer | |
| JP2003151993A (ja) | 半導体素子の薄膜トランジスタの製造方法 | |
| JPH0341731A (ja) | 酸化シリコン膜の形成方法 | |
| JPH113887A (ja) | 薄膜トランジスタの製造方法 | |
| KR100530149B1 (ko) | 반도체 소자의 게이트 전극 제조 방법 | |
| JPH11145425A (ja) | 半導体素子の製造方法及び半導体装置 | |
| KR940007975A (ko) | 박막 트랜지스터의 채널폴리 제조방법 | |
| KR100451507B1 (ko) | 반도체 소자의 제조방법 | |
| JP3130659B2 (ja) | 薄膜トランジスタ及びその製造方法 | |
| JPH0677433A (ja) | 半導体装置の製造方法 |