JPS5896327A - インタ−フエイス回路 - Google Patents
インタ−フエイス回路Info
- Publication number
- JPS5896327A JPS5896327A JP19540581A JP19540581A JPS5896327A JP S5896327 A JPS5896327 A JP S5896327A JP 19540581 A JP19540581 A JP 19540581A JP 19540581 A JP19540581 A JP 19540581A JP S5896327 A JPS5896327 A JP S5896327A
- Authority
- JP
- Japan
- Prior art keywords
- signal
- gate
- data
- coincidence
- register
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
- G06F13/4221—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being an input/output bus, e.g. ISA bus, EISA bus, PCI bus, SCSI bus
- G06F13/4226—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being an input/output bus, e.g. ISA bus, EISA bus, PCI bus, SCSI bus with asynchronous protocol
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Information Transfer Systems (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP19540581A JPS5896327A (ja) | 1981-12-03 | 1981-12-03 | インタ−フエイス回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP19540581A JPS5896327A (ja) | 1981-12-03 | 1981-12-03 | インタ−フエイス回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5896327A true JPS5896327A (ja) | 1983-06-08 |
| JPH0210978B2 JPH0210978B2 (enrdf_load_stackoverflow) | 1990-03-12 |
Family
ID=16340559
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP19540581A Granted JPS5896327A (ja) | 1981-12-03 | 1981-12-03 | インタ−フエイス回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5896327A (enrdf_load_stackoverflow) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0381783U (enrdf_load_stackoverflow) * | 1989-12-12 | 1991-08-21 |
-
1981
- 1981-12-03 JP JP19540581A patent/JPS5896327A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0210978B2 (enrdf_load_stackoverflow) | 1990-03-12 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR880009520A (ko) | 디지탈 데이타 메모리 시스템 | |
| US4737971A (en) | Synchronization detection circuit | |
| JPS6371662A (ja) | タイム・スタンプ回路 | |
| JP2641276B2 (ja) | ２段式同期装置 | |
| JPS5896327A (ja) | インタ−フエイス回路 | |
| JP2625249B2 (ja) | フレーム検出回路 | |
| JPH0789653B2 (ja) | 水平同期信号処理回路 | |
| JP2757714B2 (ja) | フレームパルス生成回路 | |
| KR910008966A (ko) | 수평 동기 펄스 측정 회로 | |
| JP3063291B2 (ja) | 回線監視回路 | |
| JPH03190332A (ja) | ジッタ吸収回路 | |
| KR100206152B1 (ko) | 평균 위상차 보상을 위한 위상차 데이타 처리 제어방법 | |
| JPH04255171A (ja) | 基準信号作成回路 | |
| SU1129723A1 (ru) | Устройство дл формировани импульсных последовательностей | |
| JPS5972845A (ja) | 非同期式デ−タ受信回路 | |
| KR930002893Y1 (ko) | 동기 검출 회로 | |
| JPS62209934A (ja) | フレ−ム同期装置 | |
| JPH04363914A (ja) | 同期クロック発生回路 | |
| JPH03211594A (ja) | パルス信号の極性検出／一定化回路 | |
| JPS61154330A (ja) | フレ−ム同期回路 | |
| JPS6141426B2 (enrdf_load_stackoverflow) | ||
| JPS5654696A (en) | Memory device | |
| JPS6376047A (ja) | マイクロプロセツサのモ−ド切替回路 | |
| JPH03273414A (ja) | 信号選択方式 | |
| JPH02180442A (ja) | 多重同期回路 |