JPS5879328A - マスタ・スレ−ブ形ラツチ回路 - Google Patents

マスタ・スレ−ブ形ラツチ回路

Info

Publication number
JPS5879328A
JPS5879328A JP56177413A JP17741381A JPS5879328A JP S5879328 A JPS5879328 A JP S5879328A JP 56177413 A JP56177413 A JP 56177413A JP 17741381 A JP17741381 A JP 17741381A JP S5879328 A JPS5879328 A JP S5879328A
Authority
JP
Japan
Prior art keywords
latch circuit
transmission gate
input
unit latch
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP56177413A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0212055B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html
Inventor
Hiromasa Nakagawa
中川　博雅
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Priority to JP56177413A priority Critical patent/JPS5879328A/ja
Publication of JPS5879328A publication Critical patent/JPS5879328A/ja
Publication of JPH0212055B2 publication Critical patent/JPH0212055B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
    • H03K3/037—Bistable circuits
JP56177413A 1981-11-04 1981-11-04 マスタ・スレ−ブ形ラツチ回路 Granted JPS5879328A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56177413A JPS5879328A (ja) 1981-11-04 1981-11-04 マスタ・スレ−ブ形ラツチ回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56177413A JPS5879328A (ja) 1981-11-04 1981-11-04 マスタ・スレ−ブ形ラツチ回路

Publications (2)

Publication Number Publication Date
JPS5879328A true JPS5879328A (ja) 1983-05-13
JPH0212055B2 JPH0212055B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1990-03-16

Family

ID=16030485

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56177413A Granted JPS5879328A (ja) 1981-11-04 1981-11-04 マスタ・スレ−ブ形ラツチ回路

Country Status (1)

Country Link
JP (1) JPS5879328A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60189136U (ja) * 1984-05-28 1985-12-14 日本電気株式会社 ラツチ回路
US4703200A (en) * 1985-02-28 1987-10-27 Societe pour l'Etude de la Fabrication des Circuits Integres Speciaux - E.F.C.I.S. Static bistable flip-flop circuit obtained by utilizing CMOS technology
JPS62260421A (ja) * 1986-05-06 1987-11-12 Matsushita Electric Ind Co Ltd 相補形ｄ形フリツプフロツプ回路
US4933571A (en) * 1987-09-17 1990-06-12 Siemens Aktiengesellschaft Synchronizing flip-flop circuit configuration
US5105100A (en) * 1990-06-29 1992-04-14 Nec Corporation Easily and quickly testable master-slave flipflop circuit
US5130568A (en) * 1990-11-05 1992-07-14 Vertex Semiconductor Corporation Scannable latch system and method
EP0744833A3 (en) * 1995-05-26 1998-01-07 Texas Instruments Incorporated A flip-flop

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60189136U (ja) * 1984-05-28 1985-12-14 日本電気株式会社 ラツチ回路
US4703200A (en) * 1985-02-28 1987-10-27 Societe pour l'Etude de la Fabrication des Circuits Integres Speciaux - E.F.C.I.S. Static bistable flip-flop circuit obtained by utilizing CMOS technology
JPS62260421A (ja) * 1986-05-06 1987-11-12 Matsushita Electric Ind Co Ltd 相補形ｄ形フリツプフロツプ回路
US4933571A (en) * 1987-09-17 1990-06-12 Siemens Aktiengesellschaft Synchronizing flip-flop circuit configuration
US5105100A (en) * 1990-06-29 1992-04-14 Nec Corporation Easily and quickly testable master-slave flipflop circuit
US5130568A (en) * 1990-11-05 1992-07-14 Vertex Semiconductor Corporation Scannable latch system and method
EP0744833A3 (en) * 1995-05-26 1998-01-07 Texas Instruments Incorporated A flip-flop

Also Published As

Publication number Publication date
JPH0212055B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1990-03-16

Similar Documents

Publication Publication Date Title
JP2621993B2 (ja) フリップフロップ回路
CN109756210B (zh) 使用电压倍增器电平移位时钟信号的电路
JPS6236913A (ja) Ｃｍｏｓ　ｄ形フリツプフロツプ回路
JPH06232708A (ja) 遅延回路
JPS5879328A (ja) マスタ・スレ−ブ形ラツチ回路
JPS5915567B2 (ja) Ｃｍｏｓのシュミット回路
JPH04213913A (ja) クロック周波２逓倍器
US5212411A (en) Flip-flop circuit having cmos hysteresis inverter
KR100499305B1 (ko) 이중 지연루프를 이용한 클럭신호의 듀티 팩터 보상회로
Tsitouras et al. A sub‐1V supply CMOS voltage reference generator
JPH0576120B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
Lu A safe single-phase clocking scheme for CMOS circuits
Gielen et al. Ring Oscillators and Their Design Methodology
JPH0523647B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JP2001217695A (ja) 多相発振器
JP3140870B2 (ja) Ｒｓラッチ回路
JP2853726B2 (ja) Ｄ型フリップフロップ回路
JPH04180407A (ja) ダイナミック型フリップフロップ回路
JPH03258015A (ja) 半導体集積回路
Özhan Happy Delay
JP2618025B2 (ja) 単相−差動信号変換回路
US4499428A (en) IC Delay conversion operational amplifier
KR100256938B1 (ko) 반도체 메모리 디바이스 및 이 반도체 메모리 디바이스에서 동등화 동작시 오동작 방지 방법
JPH04245713A (ja) フリップフロップ回路
JP2639306B2 (ja) シフトレジスタ回路