JPS5864840A - デ−タ同期回路 - Google Patents
デ−タ同期回路Info
- Publication number
- JPS5864840A JPS5864840A JP56162837A JP16283781A JPS5864840A JP S5864840 A JPS5864840 A JP S5864840A JP 56162837 A JP56162837 A JP 56162837A JP 16283781 A JP16283781 A JP 16283781A JP S5864840 A JPS5864840 A JP S5864840A
- Authority
- JP
- Japan
- Prior art keywords
- output
- circuit
- edge
- signal
- falling
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
- H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
- H04L7/0331—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop with a digital phase-locked loop [PLL] processing binary samples, e.g. add/subtract logic for correction of receiver clock
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/04—Speed or phase control by synchronisation signals
- H04L7/041—Speed or phase control by synchronisation signals using special codes as synchronising signal
- H04L7/042—Detectors therefor, e.g. correlators, state machines
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Priority Applications (4)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56162837A JPS5864840A (ja) | 1981-10-14 | 1981-10-14 | デ−タ同期回路 |
| US06/422,190 US4611335A (en) | 1981-09-30 | 1982-09-23 | Digital data synchronizing circuit |
| GB08227465A GB2109203B (en) | 1981-09-30 | 1982-09-27 | Digital data synchronizing circuit |
| DE19823236311 DE3236311A1 (de) | 1981-09-30 | 1982-09-30 | Datensynchronisierer |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56162837A JPS5864840A (ja) | 1981-10-14 | 1981-10-14 | デ−タ同期回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5864840A true JPS5864840A (ja) | 1983-04-18 |
| JPH0415649B2 JPH0415649B2 (enrdf_load_stackoverflow) | 1992-03-18 |
Family
ID=15762182
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP56162837A Granted JPS5864840A (ja) | 1981-09-30 | 1981-10-14 | デ−タ同期回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5864840A (enrdf_load_stackoverflow) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP0597372A3 (en) * | 1992-11-11 | 1996-05-15 | Hitachi Ltd | Devices for reproducing a digital signal, integrated circuits therefor and methods for reproducing a digital signal. |
-
1981
- 1981-10-14 JP JP56162837A patent/JPS5864840A/ja active Granted
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP0597372A3 (en) * | 1992-11-11 | 1996-05-15 | Hitachi Ltd | Devices for reproducing a digital signal, integrated circuits therefor and methods for reproducing a digital signal. |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0415649B2 (enrdf_load_stackoverflow) | 1992-03-18 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS6226103B2 (enrdf_load_stackoverflow) | ||
| US5459765A (en) | Phase comparator for biphase coded signal including preamble with code violation | |
| JPS5864840A (ja) | デ−タ同期回路 | |
| US3696401A (en) | Digital data decoder with data rate recovery | |
| US7961832B2 (en) | All-digital symbol clock recovery loop for synchronous coherent receiver systems | |
| JP2001503204A (ja) | ディジタルコンポーネントビデオ信号の安定性検出の方法および装置 | |
| US5905755A (en) | Method and circuit for data regeneration of a data stream | |
| JP2621897B2 (ja) | 非同期データ伝送用送信バッファ回路 | |
| JPH0738535A (ja) | ノイズ除去回路 | |
| JPH0418485B2 (enrdf_load_stackoverflow) | ||
| JP2502742B2 (ja) | 水平同期信号検出装置 | |
| JPS6231286A (ja) | インタ−レ−スビデオ信号のフイ−ルド判別装置 | |
| KR100528108B1 (ko) | 고정밀동기화를실현할수있는동기회로및광디스크재생장치 | |
| JPH05292075A (ja) | デジタル信号記録再生装置の同期信号再生回路 | |
| KR100207644B1 (ko) | 섹터동기신호 발생방법 및 장치 | |
| JPH0585982B2 (enrdf_load_stackoverflow) | ||
| JP2591850B2 (ja) | フレーム同期回路 | |
| JP2613916B2 (ja) | データ非周期読出し回路 | |
| JP2611722B2 (ja) | エラーフラグ出力回路 | |
| KR100239914B1 (ko) | 동기 패턴 추출 방법 및 이를 수행하기 위한 동기 패턴 추출 장치 | |
| JPH0870391A (ja) | 等化パルス除去装置 | |
| JPS57116459A (en) | Clock regenerating circuit | |
| JPH10308082A (ja) | データセパレータ | |
| KR19990066222A (ko) | 디지털 위상 동기 루프 장치 | |
| JPH05189877A (ja) | デジタル信号の再生装置 |