JPH0418485B2 - - Google Patents
Info
- Publication number
- JPH0418485B2 JPH0418485B2 JP15370081A JP15370081A JPH0418485B2 JP H0418485 B2 JPH0418485 B2 JP H0418485B2 JP 15370081 A JP15370081 A JP 15370081A JP 15370081 A JP15370081 A JP 15370081A JP H0418485 B2 JPH0418485 B2 JP H0418485B2
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- edge
- signal
- output
- digital signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 238000003708 edge detection Methods 0.000 claims description 8
- 230000001360 synchronised effect Effects 0.000 claims description 6
- 230000005540 biological transmission Effects 0.000 claims 1
- 239000000284 extract Substances 0.000 claims 1
- 238000000034 method Methods 0.000 description 9
- 238000010586 diagram Methods 0.000 description 3
- 230000003111 delayed effect Effects 0.000 description 2
- 238000013481 data capture Methods 0.000 description 1
- 238000000605 extraction Methods 0.000 description 1
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
- G11B27/00—Editing; Indexing; Addressing; Timing or synchronising; Monitoring; Measuring tape travel
- G11B27/10—Indexing; Addressing; Timing or synchronising; Measuring tape travel
- G11B27/19—Indexing; Addressing; Timing or synchronising; Measuring tape travel by using information detectable on the record carrier
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/04—Speed or phase control by synchronisation signals
- H04L7/041—Speed or phase control by synchronisation signals using special codes as synchronising signal
- H04L7/042—Detectors therefor, e.g. correlators, state machines
Landscapes
- Signal Processing For Digital Recording And Reproducing (AREA)
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP15370081A JPS5856212A (ja) | 1981-09-30 | 1981-09-30 | デ−タ同期回路 |
US06/422,190 US4611335A (en) | 1981-09-30 | 1982-09-23 | Digital data synchronizing circuit |
GB08227465A GB2109203B (en) | 1981-09-30 | 1982-09-27 | Digital data synchronizing circuit |
DE19823236311 DE3236311A1 (de) | 1981-09-30 | 1982-09-30 | Datensynchronisierer |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP15370081A JPS5856212A (ja) | 1981-09-30 | 1981-09-30 | デ−タ同期回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5856212A JPS5856212A (ja) | 1983-04-02 |
JPH0418485B2 true JPH0418485B2 (enrdf_load_stackoverflow) | 1992-03-27 |
Family
ID=15568196
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP15370081A Granted JPS5856212A (ja) | 1981-09-30 | 1981-09-30 | デ−タ同期回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5856212A (enrdf_load_stackoverflow) |
-
1981
- 1981-09-30 JP JP15370081A patent/JPS5856212A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS5856212A (ja) | 1983-04-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4320525A (en) | Self synchronizing clock derivation circuit for double frequency encoded digital data | |
JPS6226103B2 (enrdf_load_stackoverflow) | ||
JPS6053940B2 (ja) | フレ−ムシンクロナイザにおける書き込み禁止制御回路 | |
EP0044311A1 (en) | CLOCK DIVERSION CIRCUIT FOR DOUBLE FREQUENCY-CODED SERIAL DIGITAL DATA. | |
US4771442A (en) | Electrical apparatus | |
JP2637800B2 (ja) | 同期機能不全検出 | |
JPH0418485B2 (enrdf_load_stackoverflow) | ||
JPS648952B2 (enrdf_load_stackoverflow) | ||
JPH0542070B2 (enrdf_load_stackoverflow) | ||
JPH0728787Y2 (ja) | ビデオデイスク再生装置のタイムベース補正回路 | |
JPS6042957A (ja) | フレ−ム同期信号の検出回路 | |
JPH0415649B2 (enrdf_load_stackoverflow) | ||
JPS5937752A (ja) | フレ−ム同期方式 | |
JPH07307727A (ja) | データ信号のサンプリング方法及びその回路 | |
JP3364943B2 (ja) | クロックスキュー補正回路 | |
JPS61152140A (ja) | デ−タ同期回路 | |
JP3408131B2 (ja) | 水平同期信号検出回路 | |
JP2573213B2 (ja) | 水平同期信号再生回路 | |
JPS5833365A (ja) | フレ−ム同期信号検出回路 | |
JPH04227164A (ja) | 垂直同期信号分離回路 | |
JPH0276429A (ja) | クロック再生回路 | |
JPS5864842A (ja) | デイジタル同期回路 | |
JPS62171281A (ja) | 垂直同期信号分離回路 | |
JPS625550B2 (enrdf_load_stackoverflow) | ||
JPH05167881A (ja) | 入力信号エラー検出回路 |