JPS5854426A - デ−タ転送方式 - Google Patents

デ−タ転送方式

Info

Publication number
JPS5854426A
JPS5854426A JP56152801A JP15280181A JPS5854426A JP S5854426 A JPS5854426 A JP S5854426A JP 56152801 A JP56152801 A JP 56152801A JP 15280181 A JP15280181 A JP 15280181A JP S5854426 A JPS5854426 A JP S5854426A
Authority
JP
Japan
Prior art keywords
transfer
mpu
data
sub
transfer path
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP56152801A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6110864B2 (OSRAM
Inventor
Moriaki Matsuura
松浦 守昭
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Victor Company of Japan Ltd
Nippon Victor KK
Original Assignee
Victor Company of Japan Ltd
Nippon Victor KK
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Victor Company of Japan Ltd, Nippon Victor KK filed Critical Victor Company of Japan Ltd
Priority to JP56152801A priority Critical patent/JPS5854426A/ja
Publication of JPS5854426A publication Critical patent/JPS5854426A/ja
Publication of JPS6110864B2 publication Critical patent/JPS6110864B2/ja
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00Digital computers in general; Data processing equipment in general
    • G06F15/16Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/163Interprocessor communication
    • G06F15/17Interprocessor communication using an input/output type connection, e.g. channel, I/O port

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
  • Information Transfer Systems (AREA)
  • Communication Control (AREA)
JP56152801A 1981-09-26 1981-09-26 デ−タ転送方式 Granted JPS5854426A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56152801A JPS5854426A (ja) 1981-09-26 1981-09-26 デ−タ転送方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56152801A JPS5854426A (ja) 1981-09-26 1981-09-26 デ−タ転送方式

Publications (2)

Publication Number Publication Date
JPS5854426A true JPS5854426A (ja) 1983-03-31
JPS6110864B2 JPS6110864B2 (OSRAM) 1986-03-31

Family

ID=15548445

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56152801A Granted JPS5854426A (ja) 1981-09-26 1981-09-26 デ−タ転送方式

Country Status (1)

Country Link
JP (1) JPS5854426A (OSRAM)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2014078859A (ja) * 2012-10-11 2014-05-01 Fuji Electric Co Ltd 信号伝送装置およびスイッチング電源装置

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2020044152A1 (en) 2018-08-28 2020-03-05 Cerebras Systems Inc. Scaled compute fabric for accelerated deep learning
US11321087B2 (en) 2018-08-29 2022-05-03 Cerebras Systems Inc. ISA enhancements for accelerated deep learning
US11328208B2 (en) 2018-08-29 2022-05-10 Cerebras Systems Inc. Processor element redundancy for accelerated deep learning

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2014078859A (ja) * 2012-10-11 2014-05-01 Fuji Electric Co Ltd 信号伝送装置およびスイッチング電源装置

Also Published As

Publication number Publication date
JPS6110864B2 (OSRAM) 1986-03-31

Similar Documents

Publication Publication Date Title
JPS5837736B2 (ja) 直列デ−タ伝送方式
JPS5854426A (ja) デ−タ転送方式
US5765019A (en) Microcomputer with built-in serial input-output circuit and collision detection circuit responsive to common input-output line being occupied
JPH10126463A (ja) 全二重直列伝送の完全性検査方法
JPH0724400B2 (ja) 通信システムにおける半二重/単信インタフェース用制御回路
JPS60236340A (ja) 通信システム
JP3451628B2 (ja) 4線式同期シリアル通信方式
JPH04287150A (ja) 同期式シリアルバス方式
JP2003124947A (ja) シリアル通信方式によるデージーチェーン・データ入出力システム
US4255813A (en) Dicode transmission system
JPS6260860B2 (OSRAM)
JPH0191543A (ja) 直列データ転送方式
JPS6175651A (ja) 変復調装置
JPS5983430A (ja) シリアル伝送回路
JPS6160164A (ja) デ−タ転送装置
JPS584364B2 (ja) デ−タ監視方式
JPS61227451A (ja) シリアルデ−タ通信制御用集積回路
JPS59139426A (ja) バスインタ−フエ−ス
JPH0449431A (ja) テスト機能付きインタフェース回路
JPS6061857A (ja) 入出力デ−タ制御方式
JPH11284605A (ja) 情報処理システムおよびそのシリアル通信方法
JPS6158857B2 (OSRAM)
JPH0817398B2 (ja) データ伝送システムにおける異常検出方法
JPS61151750A (ja) キ−ボ−ド接続方式
JPS61220059A (ja) 入出力インタフエ−ス信号制御方式