JPS5852858A - 半導体装置 - Google Patents

半導体装置

Info

Publication number
JPS5852858A
JPS5852858A JP56150984A JP15098481A JPS5852858A JP S5852858 A JPS5852858 A JP S5852858A JP 56150984 A JP56150984 A JP 56150984A JP 15098481 A JP15098481 A JP 15098481A JP S5852858 A JPS5852858 A JP S5852858A
Authority
JP
Japan
Prior art keywords
wall member
semiconductor device
metalized layer
semiconductor
substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP56150984A
Other languages
English (en)
Inventor
Yoshiyuki Minamiguchi
南口　義之
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP56150984A priority Critical patent/JPS5852858A/ja
Publication of JPS5852858A publication Critical patent/JPS5852858A/ja
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
    • H01L23/64—Impedance arrangements
    • H01L23/66—High-frequency adaptations
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/4912—Layout
    • H01L2224/49175—Parallel arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/161—Cap
    • H01L2924/1615—Shape
    • H01L2924/16195—Flat cap [not enclosing an internal cavity]

Landscapes

  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Die Bonding (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。

Description

【発明の詳細な説明】 本９６ＢＡは絶縁基板九半導体素子ｔ−取付け、さらに
壁部材により半導体素子を取り囲み、蓋をしてｆ該半纏
体素子を内部に密封した高周波用の半導体装置に関する
。
一般に高周波用の半導体装置では、良好な高脚波神性を
得る次めに、半導体素子から外部取出し用リード部まで
の接続線のインダクタンスを出来るだけ小さくしなけｎ
ばならない。そのため、上記のような、絶縁基板上に半
導体菓子を取付は壁部材で囲んだ半導体装置においても
、装置全体、すなわち、絶縁基板は小さく設計さｎてき
た。したがって、半導体素子と壁部材との距離が近いた
め、絶に基板上の金属化層と半導体菓子の電極とを熱圧
層で接続する全綱細線が、結線作業中に加熱さｒしてい
る壁部材の上面一杯に形成さ３ている金属化層に付層し
、絶縁基板上の金属化層と壁部材上面の金属化層が無用
の４通状態になったＶ。
前記金！Ｉ４細線の切熾しが壁部材の上面から垂ｎ下る
などの障害が発生していた。また、奪部材上四に気密対
土用の蓋部材をろう付けするとき、ろう付は幀まつやろ
う流ｎが封止容器内にｆｇｎ下るという欠点もあった。
本発明の目的は、このような従来の半導体装置の欠点を
取除いた信頼性の高い半導体装置を提供するにある。
本発明の半導体装置は、絶縁基板と、この肥縁基板上に
城付けら′ｒＬ九半導体素子と、この半導体素子をｌ１
ｉｊ、ｖ囲んで前記絶縁基板に設けらｎた壁部材とを有
し、かつ、この壁部材上面の内側部を除すた外＠部に１
部材取付けのための金属化層が設けらｎている構成を有
する。
つぎに本発明を実施例に１９説明する。
第１図は本発明の一実施例における蓋部材を取除い友平
面図、第２図は蓋部材を含めた第１図Ａ−Ａ断面図であ
る。こｎらの図において、アルミナセラミックまたはべ
りリャセラン、りの絶縁基板１１Ｚ）上面には、半導体
素子１例えばトランジスタ素子７．及び半導体装置内部
を気密にするための一部材２が取付けらｎ、、絶縁基板
ｌの下面には。
外部に柩出さｎるリード６が取付けら−ｒＬ、トランジ
スタ凧子７のエミ、り、コレクタ、ペース電極のｉ外へ
の導出は、絶縁基板ｌの上面とＪ金属化層５を設け、外
部取出しリード６に接続する。
一部材２の上面は気密封止用蓋部材ｌＯとのろう付部分
の金属化層４を、壁部材２の上面の内側部は産出させて
外一部にだけ形成してｂる。
このような本ｃＡ明の半導体装置において、トランジス
タ素子７を基板ｌにろう付しトランジスタ素子７のエミ
ッタ、コレクタ、ベース電極と外部取出し用リード６と
の結線には、金ｋｉ４細線８を便用して、トランジスタ
素子のエミッタ、コレクタ。
ベースｉｊ１ｍと絶縁基板ｌ上の金属化層３とを熱加熱
の圧着法で行う。しかしながら、この場合壁部材２の上
面の金属化層４’ｔＰ′３Ｈに施さず外側のみとし、且
つ、内側は壁部材２の材質が繕出し、この部分に金属ｍ
ｆ１Ｍ８が付層しない。また、気′ｔＲ封止用蓋部材ｌ
Ｏとのろう付で％生するろう付層まつやろう流しとなっ
て半導体装置内に垂扛下ることも発生しない。
なお、上記実施例では、半導体素子の例としてバイポー
ラトランジスタを挙げたが、こｎは電界効果トランジス
タでもよいし、ま友、その他の高周波用半導体素子でも
よい。
【図面の簡単な説明】
第１図は本発明の一実施例における蓋部材を取り除いた
平面図、＃Ｇ２図は＊ｉ部材を含め次第１図のＡ−Ａ断
面に対応する断面図である。 ｌ・・・・・・絶縁基板、２・・・・・・壁部材、３・
・・・・・絶縁基板面の金属化層ｓ４・・・・−壁部材
上面の金属化層、５・・・・・・絶縁基板側向の金属化
層、６・・・・・・外部取出しリード、７・・・・・・
トランジスタ素子、８・・・・・・金属軸−１９・・・
・・・ろう材、１０・・・・・・蓋部材。 銅　１　図 第　７　凶

Claims (1)

    【特許請求の範囲】
  1. 絶縁基板と、咳絶縁基板上に取付けらｎた半導体菓子と
    、この半導体素子を取り囲むように取付けた一部材とを
    有し、前記壁部軟土面の内側部゛を除い几外側部に蓋部
    材取付けのための金属化層が設けらｎていることｔ−特
    徴とする半導体装置。
JP56150984A 1981-09-24 1981-09-24 半導体装置 Pending JPS5852858A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56150984A JPS5852858A (ja) 1981-09-24 1981-09-24 半導体装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56150984A JPS5852858A (ja) 1981-09-24 1981-09-24 半導体装置

Publications (1)

Publication Number Publication Date
JPS5852858A true JPS5852858A (ja) 1983-03-29

Family

ID=15508739

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56150984A Pending JPS5852858A (ja) 1981-09-24 1981-09-24 半導体装置

Country Status (1)

Country Link
JP (1) JPS5852858A (ja)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4825282A (en) * 1985-01-30 1989-04-25 Fujitsu Limited Semiconductor package having side walls, earth-bonding terminal, and earth lead formed in a unitary structure

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS537173A (en) * 1976-07-09 1978-01-23 Hitachi Ltd Solder-sealed ceramic package
JPS5339165U (ja) * 1976-09-07 1978-04-05

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS537173A (en) * 1976-07-09 1978-01-23 Hitachi Ltd Solder-sealed ceramic package
JPS5339165U (ja) * 1976-09-07 1978-04-05

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4825282A (en) * 1985-01-30 1989-04-25 Fujitsu Limited Semiconductor package having side walls, earth-bonding terminal, and earth lead formed in a unitary structure

Similar Documents

Publication Publication Date Title
JPH03225854A (ja) 半導体デバイス及びその製造方法
JP2503685B2 (ja) ヒ―トシンク付半導体装置
JPH04207061A (ja) 半導体装置
JP2905609B2 (ja) 樹脂封止型半導体装置
JPS5852858A (ja) 半導体装置
JPH02125454A (ja) 樹脂封止型半導体装置
JP2600689B2 (ja) 半導体装置用中空パッケージ
JPS5833859A (ja) 半導体装置用パツケ−ジ
JPS5559746A (en) Semiconductor device and its mounting circuit device
JP2975782B2 (ja) 混成集積回路装置およびこれに用いるケース材
JPS635253Y2 (ja)
JPS635250Y2 (ja)
JPS5994447A (ja) ガラスシ−ル型半導体装置
JP2671424B2 (ja) 半導体装置
JPS5949695B2 (ja) ガラス封止半導体装置の製法
JPS635254Y2 (ja)
JPS6041733Y2 (ja) 半導体装置
JPH03270054A (ja) 高周波高出力半導体装置
JPH0752760B2 (ja) 半導体装置用パッケ−ジ
JPS6236287Y2 (ja)
JPS638620B2 (ja)
JPS639372B2 (ja)
JPS59208736A (ja) 半導体装置の組立て方法
JPH03236249A (ja) 半導体チップモジュール
JPS6042619B2 (ja) 半導体装置