JPS5844537A - １０進除算装置 - Google Patents

１０進除算装置

Info

Publication number
JPS5844537A
JPS5844537A JP14231381A JP14231381A JPS5844537A JP S5844537 A JPS5844537 A JP S5844537A JP 14231381 A JP14231381 A JP 14231381A JP 14231381 A JP14231381 A JP 14231381A JP S5844537 A JPS5844537 A JP S5844537A
Authority
JP
Japan
Prior art keywords
carry
register
contents
cycle
divisor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP14231381A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6244660B2 (enExample
Inventor
Shigeo Sawada
沢田　栄夫
Hideaki Shibata
英明 柴田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP14231381A priority Critical patent/JPS5844537A/ja
Publication of JPS5844537A publication Critical patent/JPS5844537A/ja
Publication of JPS6244660B2 publication Critical patent/JPS6244660B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/491—Computations with decimal numbers radix 12 or 20.
    • G06F7/4915—Multiplying; Dividing
    • G06F7/4917—Dividing

Landscapes

  • Engineering & Computer Science (AREA)
  • Computing Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
JP14231381A 1981-09-11 1981-09-11 １０進除算装置 Granted JPS5844537A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP14231381A JPS5844537A (ja) 1981-09-11 1981-09-11 １０進除算装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP14231381A JPS5844537A (ja) 1981-09-11 1981-09-11 １０進除算装置

Publications (2)

Publication Number Publication Date
JPS5844537A true JPS5844537A (ja) 1983-03-15
JPS6244660B2 JPS6244660B2 (enExample) 1987-09-22

Family

ID=15312446

Family Applications (1)

Application Number Title Priority Date Filing Date
JP14231381A Granted JPS5844537A (ja) 1981-09-11 1981-09-11 １０進除算装置

Country Status (1)

Country Link
JP (1) JPS5844537A (enExample)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS52144936A (en) * 1976-05-28 1977-12-02 Fujitsu Ltd Decimal system division system
JPS5595148A (en) * 1979-01-10 1980-07-19 Hitachi Ltd Binary arithmetic circuit

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS52144936A (en) * 1976-05-28 1977-12-02 Fujitsu Ltd Decimal system division system
JPS5595148A (en) * 1979-01-10 1980-07-19 Hitachi Ltd Binary arithmetic circuit

Also Published As

Publication number Publication date
JPS6244660B2 (enExample) 1987-09-22

Similar Documents

Publication Publication Date Title
JPS60232724A (ja) デジタル通信システムのエラー検出及び訂正
KR950006580B1 (ko) 나눗셈연산장치
EP0366331B1 (en) System and method for error detection in the result of an arithmetic operation
JP2502836B2 (ja) 除算回路の前処理装置
JPS5844537A (ja) １０進除算装置
JPS6248857B2 (enExample)
GB1347832A (en) Dividing device for normalizing and dividing decimal numbers
JP2726479B2 (ja) 除算装置
JP3131969B2 (ja) 演算装置
JP2591250B2 (ja) データ処理装置
JPS60247736A (ja) 除算回路
SU898423A1 (ru) Устройство дл делени двоичных чисел
JP2553548B2 (ja) 乗算剰余演算装置
SU888108A1 (ru) Устройство умножени
SU633015A1 (ru) Цифровое устройство дл вычислени показательных функций
SU723571A1 (ru) Устройство дл умножени дес тичных чисел
US20060235922A1 (en) Quisquater Reduction
JPH0354631A (ja) 乗算装置
JP2002032215A (ja) １０進データ除算方法およびそのプログラム記録媒体
JPS60247735A (ja) １０進乗算回路
JPS6346539A (ja) 除算回路
JPS59151237A (ja) 乗算制御方式
JPS60258643A (ja) 除算装置
JPH0317738A (ja) 演算処理装置
JPS60129834A (ja) 乗除算器