JPS5843554A - 半導体装置 - Google Patents
半導体装置Info
- Publication number
- JPS5843554A JPS5843554A JP56141985A JP14198581A JPS5843554A JP S5843554 A JPS5843554 A JP S5843554A JP 56141985 A JP56141985 A JP 56141985A JP 14198581 A JP14198581 A JP 14198581A JP S5843554 A JPS5843554 A JP S5843554A
- Authority
- JP
- Japan
- Prior art keywords
- conductive path
- substrates
- semiconductor
- silicon
- substrate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76898—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics formed through a semiconductor substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/481—Internal lead connections, e.g. via connections, feedthrough structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5384—Conductive vias through the substrate with or without pins, e.g. buried coaxial conductors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0657—Stacked arrangements of devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/50—Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16135—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/16145—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/45124—Aluminium (Al) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45144—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/4847—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
- H01L2224/48472—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond the other connecting portion not on the bonding area also being a wedge bond, i.e. wedge-to-wedge
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06513—Bump or bump-like direct electrical connections between devices, e.g. flip-chip connection, solder bumps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06541—Conductive via connections through the device, e.g. vertical interconnects, through silicon via [TSV]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06582—Housing for the assembly, e.g. chip scale package [CSP]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01014—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01068—Erbium [Er]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1306—Field-effect transistor [FET]
- H01L2924/13091—Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1515—Shape
- H01L2924/15153—Shape the die mounting substrate comprising a recess for hosting the device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/15165—Monolayer substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1517—Multilayer substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/161—Cap
- H01L2924/1615—Shape
- H01L2924/16195—Flat cap [not enclosing an internal cavity]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
- H01L2924/1815—Shape
Abstract
(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。
め要約のデータは記録されません。
Description
【発明の詳細な説明】
この発明は機能素子を3次元的に積み重ねて、単位面積
当9の集積度を高密度化することができる半導体装置に
関するものである。
当9の集積度を高密度化することができる半導体装置に
関するものである。
第1図は従来の半導体装置を示す断面側面図である。同
図に゛おいて、口)はセラミクク基板あるいはプラスチ
ックパッケージ、(2)はこのセラミック基板条゛る−
はプラスチックパッケージ(1)上に形成したメモリあ
るiは論理回路を形成したチ□ツブ、(3)は内部リー
ド、(4)はチップ(21&C形成し九内示せぬアルミ
ニウムなどの電極パッドと内部リード(3)とを接続す
る金IIIるいはアルミニウム、lIなど?接続リード
、(5)は前記内部リード(31に接続する外部リード
、(6)2社對着蓋で条、る。
図に゛おいて、口)はセラミクク基板あるいはプラスチ
ックパッケージ、(2)はこのセラミック基板条゛る−
はプラスチックパッケージ(1)上に形成したメモリあ
るiは論理回路を形成したチ□ツブ、(3)は内部リー
ド、(4)はチップ(21&C形成し九内示せぬアルミ
ニウムなどの電極パッドと内部リード(3)とを接続す
る金IIIるいはアルミニウム、lIなど?接続リード
、(5)は前記内部リード(31に接続する外部リード
、(6)2社對着蓋で条、る。
このよう忙、従来の半導体装置ではlチップをlセラミ
ック容器あるいは61プラスチツクパツケージ内に収納
す今チ、のである。↑こで、多数のチップを1株の上2
゜ミツクモジュールなどに収納して夷4装密度を上げる
方法も実用化されている。しかし、この方法は平面上(
、できるだけ多く*I/C配列して、!装密度を≠げる
もの工東るため、その高密度化に@度がある矢車があっ
た。
ック容器あるいは61プラスチツクパツケージ内に収納
す今チ、のである。↑こで、多数のチップを1株の上2
゜ミツクモジュールなどに収納して夷4装密度を上げる
方法も実用化されている。しかし、この方法は平面上(
、できるだけ多く*I/C配列して、!装密度を≠げる
もの工東るため、その高密度化に@度がある矢車があっ
た。
したがって、仲の発明−の目的は半導体基板を三次元的
に一層して1.単位mq当り9集積度を竺密度化する半
導体装置を提供するもの!ある。−このような目的を達
成するため、この発明悼半導体基、板の深さ方向に1こ
の半導体基板を貫通する拡散層の!導!路を形成し、上
下方整積層し 。
に一層して1.単位mq当り9集積度を竺密度化する半
導体装置を提供するもの!ある。−このような目的を達
成するため、この発明悼半導体基、板の深さ方向に1こ
の半導体基板を貫通する拡散層の!導!路を形成し、上
下方整積層し 。
た半導体基板の所定導体間を前記、電導経路によって電
気的KWk続するものであり、以下実施例を用いて詳細
に説明する。
気的KWk続するものであり、以下実施例を用いて詳細
に説明する。
第2図はこの発明に係る半導体装置の一実施例を示す概
略断面図である。同図において、(7)はセラミック基
板、(8)はこのセラミック基板(7)K形成したスル
ーホール、 (9)はこのスルーホール(8)K接続し
、前記セラミック倉敷(7)に固着した外部り一ドis
、 aのはこのスルーホール(8)に接続し、前記セラ
ミック基板(7)に固着したランド、(11−1)〜Q
t−n)は例えばメモリ回路を形成した半導体基板、a
3は仁の半導体基板(11−1’)〜(11−m)のそ
れぞれに形成した拡散層の電導経路、Iはこの半導体基
11(n−1)〜(11−n)間に設け、その電導経路
02間を電気的に接続する半日また#′iAo′のバン
プである。
略断面図である。同図において、(7)はセラミック基
板、(8)はこのセラミック基板(7)K形成したスル
ーホール、 (9)はこのスルーホール(8)K接続し
、前記セラミック倉敷(7)に固着した外部り一ドis
、 aのはこのスルーホール(8)に接続し、前記セラ
ミック基板(7)に固着したランド、(11−1)〜Q
t−n)は例えばメモリ回路を形成した半導体基板、a
3は仁の半導体基板(11−1’)〜(11−m)のそ
れぞれに形成した拡散層の電導経路、Iはこの半導体基
11(n−1)〜(11−n)間に設け、その電導経路
02間を電気的に接続する半日また#′iAo′のバン
プである。
なお、前記半導体基板(n−t )〜(11−m )
K拡散層の電導経路a−影形成る方法について第3図を
参照して説明する。まず、π形あるいは高抵抗のn11
゜ 形シリコン基板(141の全面<51oz1にどの酸化
膜αりを形成したのち、拡散竺、41.〒導経路を形成
する必要とする部分の表裏面に両麺マスク合せ装置など
を用いて酸化膜aうを除去する。そして、この酸化膜α
埼を除去し大部分から比較的拡散係数の大きいアルミニ
ウムなどを選択拡散して、1形シリコン基板Iの表裏両
面よシ深さ方向<p形の電導経路a々を形成することが
できる。この電導経路a擾はp影領域になるが、基板が
に型あるいけ聰形のため、基板に対して負の電位である
限り、逆バイアス状態となって、電流が流れないので、
電導経路となる。しかし、例えばnチャンネルMO8)
ッンシスタによって集積回路が形成される場合、基板は
通常p形でなければならないので%第4図に示すように
、この電導経路を除いて、活性領域−をp形にする。例
えばp形不純物のイオン打込み、あるいはp形不純物の
拡散によって、p形層を容易に形成することができる。
K拡散層の電導経路a−影形成る方法について第3図を
参照して説明する。まず、π形あるいは高抵抗のn11
゜ 形シリコン基板(141の全面<51oz1にどの酸化
膜αりを形成したのち、拡散竺、41.〒導経路を形成
する必要とする部分の表裏面に両麺マスク合せ装置など
を用いて酸化膜aうを除去する。そして、この酸化膜α
埼を除去し大部分から比較的拡散係数の大きいアルミニ
ウムなどを選択拡散して、1形シリコン基板Iの表裏両
面よシ深さ方向<p形の電導経路a々を形成することが
できる。この電導経路a擾はp影領域になるが、基板が
に型あるいけ聰形のため、基板に対して負の電位である
限り、逆バイアス状態となって、電流が流れないので、
電導経路となる。しかし、例えばnチャンネルMO8)
ッンシスタによって集積回路が形成される場合、基板は
通常p形でなければならないので%第4図に示すように
、この電導経路を除いて、活性領域−をp形にする。例
えばp形不純物のイオン打込み、あるいはp形不純物の
拡散によって、p形層を容易に形成することができる。
また、電導経路a3の終端は第5図に示すように、電導
経路α3となる拡散領域上にアルミニウム電極αでおよ
びCr/CIl II 01を、ぺ) 形成したのち、デンゾ0を形成し、酸化arts上に保
1i1[(8102,8j””5Nn)(lstJtJ
tt ル。ソシテ、このように、電導経−αりを形成し
たシリコンチップを2枚積層する場合には第6図に示す
ようk、両面位置合せ装置などによって、対向するバン
プ峙同志を接続する。また、第7図伽)および第79伽
)は共に電−経路a3を形成する他の方法を示す断面図
である。この方法は電導経−路を形成しようとする位置
に1シリコン基板a◆の裏面から、シリコンエツチング
を施こし、部分的に厚みの薄い領域をつくり、できる限
り拡散層の電゛導経路(Iのを薄くすることによって、
横方向の拡散層−111りを少なく讐るもめである。こ
の場合、電導経路の厚みが薄いため、p形のシリコン基
′llLa4に比゛較゛的拡散係数の小さなa形不純物
であるP(りん)やAs(砒素)をイオン注入iるいは
熱拡散によって導入することかできる。この場合も、第
5図に示すように、−通ずる電導経路の両端に、例えば
半田あるいは金などの金属によるパンチを形成し、上層
および下層のシリコン基板Ie)キップとを電気的に接
続することができる。また、仁の電導経路の他の形成方
法′としては拡散による横方向へめ拡がシをなくすため
、電界中で拡散層せて、拡散の方向を縦方向にの与増達
させてもよいことはもちろんである。
経路α3となる拡散領域上にアルミニウム電極αでおよ
びCr/CIl II 01を、ぺ) 形成したのち、デンゾ0を形成し、酸化arts上に保
1i1[(8102,8j””5Nn)(lstJtJ
tt ル。ソシテ、このように、電導経−αりを形成し
たシリコンチップを2枚積層する場合には第6図に示す
ようk、両面位置合せ装置などによって、対向するバン
プ峙同志を接続する。また、第7図伽)および第79伽
)は共に電−経路a3を形成する他の方法を示す断面図
である。この方法は電導経−路を形成しようとする位置
に1シリコン基板a◆の裏面から、シリコンエツチング
を施こし、部分的に厚みの薄い領域をつくり、できる限
り拡散層の電゛導経路(Iのを薄くすることによって、
横方向の拡散層−111りを少なく讐るもめである。こ
の場合、電導経路の厚みが薄いため、p形のシリコン基
′llLa4に比゛較゛的拡散係数の小さなa形不純物
であるP(りん)やAs(砒素)をイオン注入iるいは
熱拡散によって導入することかできる。この場合も、第
5図に示すように、−通ずる電導経路の両端に、例えば
半田あるいは金などの金属によるパンチを形成し、上層
および下層のシリコン基板Ie)キップとを電気的に接
続することができる。また、仁の電導経路の他の形成方
法′としては拡散による横方向へめ拡がシをなくすため
、電界中で拡散層せて、拡散の方向を縦方向にの与増達
させてもよいことはもちろんである。
このように、半導体基板に1その保さ方向に貫通する電
導経路を形成し、その上にI(ンプaJを設は九ので、
第2図に示すように1半導体基板(11−1)〜(11
−n)をN枚積層しても、その半導体基偉間は第6図、
第7図(1)あるいは第7図(b) K示すように相互
に接続することができる。 −なお、上
記、実施例では積層する半導体基板の枚数をNとしたが
、N=2以上であれば任意の数でよい仁とはもちろんで
ある。また、3シリコン基板を基体とする集積回路にメ
モリ回路を、設ける場合について説明したが、GaAl
1などの化合物半導体を基板とする集積回路につ諭ても
同様忙できることはもちろんである。
導経路を形成し、その上にI(ンプaJを設は九ので、
第2図に示すように1半導体基板(11−1)〜(11
−n)をN枚積層しても、その半導体基偉間は第6図、
第7図(1)あるいは第7図(b) K示すように相互
に接続することができる。 −なお、上
記、実施例では積層する半導体基板の枚数をNとしたが
、N=2以上であれば任意の数でよい仁とはもちろんで
ある。また、3シリコン基板を基体とする集積回路にメ
モリ回路を、設ける場合について説明したが、GaAl
1などの化合物半導体を基板とする集積回路につ諭ても
同様忙できることはもちろんである。
以上11、詳細に説明したように、この発明に係る半導
体装置によれば■配線長が短かくなるので、浮遊容量が
低下し、高速化が可能になる%俤)各層の半導体基板が
チップの段階でテストができるため、良品チップである
ことを確認できるので、N枚積層しても良品率を高く維
持することができる、(qフリップ・チップ・ポンディ
ングであるから、配線接続の信頼性が高く、コストの低
減に適する、(ロ)シリコン基板などの半導体基板を任
意の数だけ積層することができるため、単位面積当シの
集積度を高密度化することができ、システム自体の容積
を小さくすることができるなどの効果がある。
体装置によれば■配線長が短かくなるので、浮遊容量が
低下し、高速化が可能になる%俤)各層の半導体基板が
チップの段階でテストができるため、良品チップである
ことを確認できるので、N枚積層しても良品率を高く維
持することができる、(qフリップ・チップ・ポンディ
ングであるから、配線接続の信頼性が高く、コストの低
減に適する、(ロ)シリコン基板などの半導体基板を任
意の数だけ積層することができるため、単位面積当シの
集積度を高密度化することができ、システム自体の容積
を小さくすることができるなどの効果がある。
第1図は従来の半導体装置を示す断面側面図、第2図は
この発明に係る半導体装置の一実施例を示す概略断面図
、第3図は第2図の電導経路の形成方法を説明する丸め
の図、第4図はg形あるいは態形のシリコン基板に電導
経路を形成する場合を示す図、第5図は第2図の電導経
路の詳細な断面図、第6図は2枚のシリコンチップを積
層した場合を示す詳細な断面図、第7図(りおよび第7
図会)は1それぞれ2枚のシ17 pンチップを積層し
た−の例を示す断面図である二セ 1; (1)II・・・セラミック邊、、板あるいはプラスチ
ックパッケージ、(2)・・・・ゝチップ、(3)・・
・・内部リード、(4)・・・・金−、(5J@・・・
外部リード、16)・・・・封止蓋、(7)・・・・セ
ラミック基11、+81・・・・スルーホール、+9)
・・・=外部リード線、(II・・・・ランド、(11
−1)〜(11−n) ・・・・半導体基板、a々・・
・・電導経路、u3・・・・バンプ、I・・・・シリコ
ン基1j、 a!9・・・・酸化膜、(lG・・・・活
性領域、(if)・・・・アルミニウム電極、晴・・・
・Cr ZCu展、Ql・・・・保護膜。 なお、同一符号は同一または相当部分を示す。 代理人 ・葛 野 信 −(外1名) □ ・; ・ξ 11.8 .5.・ ′) 第1図 第3図 第2図 1フ 第5図 13 第・7図 − (a) 1 □!
この発明に係る半導体装置の一実施例を示す概略断面図
、第3図は第2図の電導経路の形成方法を説明する丸め
の図、第4図はg形あるいは態形のシリコン基板に電導
経路を形成する場合を示す図、第5図は第2図の電導経
路の詳細な断面図、第6図は2枚のシリコンチップを積
層した場合を示す詳細な断面図、第7図(りおよび第7
図会)は1それぞれ2枚のシ17 pンチップを積層し
た−の例を示す断面図である二セ 1; (1)II・・・セラミック邊、、板あるいはプラスチ
ックパッケージ、(2)・・・・ゝチップ、(3)・・
・・内部リード、(4)・・・・金−、(5J@・・・
外部リード、16)・・・・封止蓋、(7)・・・・セ
ラミック基11、+81・・・・スルーホール、+9)
・・・=外部リード線、(II・・・・ランド、(11
−1)〜(11−n) ・・・・半導体基板、a々・・
・・電導経路、u3・・・・バンプ、I・・・・シリコ
ン基1j、 a!9・・・・酸化膜、(lG・・・・活
性領域、(if)・・・・アルミニウム電極、晴・・・
・Cr ZCu展、Ql・・・・保護膜。 なお、同一符号は同一または相当部分を示す。 代理人 ・葛 野 信 −(外1名) □ ・; ・ξ 11.8 .5.・ ′) 第1図 第3図 第2図 1フ 第5図 13 第・7図 − (a) 1 □!
Claims (1)
- 半導体基板の深さ方向に1この半導体基板を貫通する拡
散層の電導経路を形成し、上下方向に積層した半導体基
板の所定導体間を前配電導経路忙よって電気的に接続し
、半導体基板を三次元的に積み重ね九ことを特徴とする
半導体装置。
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56141985A JPS5843554A (ja) | 1981-09-08 | 1981-09-08 | 半導体装置 |
DE19823233195 DE3233195A1 (de) | 1981-09-08 | 1982-09-07 | Halbleitervorrichtung |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56141985A JPS5843554A (ja) | 1981-09-08 | 1981-09-08 | 半導体装置 |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS5843554A true JPS5843554A (ja) | 1983-03-14 |
Family
ID=15304710
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP56141985A Pending JPS5843554A (ja) | 1981-09-08 | 1981-09-08 | 半導体装置 |
Country Status (2)
Country | Link |
---|---|
JP (1) | JPS5843554A (ja) |
DE (1) | DE3233195A1 (ja) |
Cited By (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59224143A (ja) * | 1983-06-03 | 1984-12-17 | Agency Of Ind Science & Technol | 半導体装置の製造方法 |
JPS62216258A (ja) * | 1986-03-17 | 1987-09-22 | Agency Of Ind Science & Technol | 三次元組立集積回路 |
US4807021A (en) * | 1986-03-10 | 1989-02-21 | Kabushiki Kaisha Toshiba | Semiconductor device having stacking structure |
US5202754A (en) * | 1991-09-13 | 1993-04-13 | International Business Machines Corporation | Three-dimensional multichip packages and methods of fabrication |
US5504035A (en) * | 1989-08-28 | 1996-04-02 | Lsi Logic Corporation | Process for solder ball interconnecting a semiconductor device to a substrate using a noble metal foil embedded interposer substrate |
WO1996013062A1 (en) * | 1994-10-19 | 1996-05-02 | Ceram Incorporated | Apparatus and method of manufacturing stacked wafer array |
US5841197A (en) * | 1994-11-18 | 1998-11-24 | Adamic, Jr.; Fred W. | Inverted dielectric isolation process |
US5888853A (en) * | 1997-08-01 | 1999-03-30 | Advanced Micro Devices, Inc. | Integrated circuit including a graded grain structure for enhanced transistor formation and fabrication method thereof |
US5898189A (en) * | 1997-08-04 | 1999-04-27 | Advanced Micro Devices, Inc. | Integrated circuit including an oxide-isolated localized substrate and a standard silicon substrate and fabrication method |
US5949092A (en) * | 1997-08-01 | 1999-09-07 | Advanced Micro Devices, Inc. | Ultra-high-density pass gate using dual stacked transistors having a gate structure with planarized upper surface in relation to interlayer insulator |
US5994763A (en) * | 1997-06-30 | 1999-11-30 | Oki Electric Industry Co., Ltd. | Wiring structure for semiconductor element and method for forming the same |
US6069398A (en) * | 1997-08-01 | 2000-05-30 | Advanced Micro Devices, Inc. | Thin film resistor and fabrication method thereof |
WO2000036650A1 (fr) * | 1998-12-16 | 2000-06-22 | Seiko Epson Corporation | Puce de semi-conducteur, dispositif a semi-conducteur, carte de circuits et materiel electronique et leurs procedes de production |
US6124179A (en) * | 1996-09-05 | 2000-09-26 | Adamic, Jr.; Fred W. | Inverted dielectric isolation process |
US6642615B2 (en) | 2000-02-28 | 2003-11-04 | Seiko Epson Corporation | Semiconductor device and method of manufacturing the same, circuit board and electronic instrument |
JP2006352171A (ja) * | 1998-12-16 | 2006-12-28 | Seiko Epson Corp | 半導体チップの製造方法、半導体装置の製造方法、回路基板の製造方法及び電子機器の製造方法 |
Families Citing this family (32)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4630096A (en) * | 1984-05-30 | 1986-12-16 | Motorola, Inc. | High density IC module assembly |
US4722914A (en) * | 1984-05-30 | 1988-02-02 | Motorola Inc. | Method of making a high density IC module assembly |
KR900008647B1 (ko) * | 1986-03-20 | 1990-11-26 | 후지쓰 가부시끼가이샤 | 3차원 집적회로와 그의 제조방법 |
US4954875A (en) * | 1986-07-17 | 1990-09-04 | Laser Dynamics, Inc. | Semiconductor wafer array with electrically conductive compliant material |
US5354695A (en) | 1992-04-08 | 1994-10-11 | Leedy Glenn J | Membrane dielectric isolation IC fabrication |
US5089880A (en) * | 1989-06-07 | 1992-02-18 | Amdahl Corporation | Pressurized interconnection system for semiconductor chips |
US5399898A (en) * | 1992-07-17 | 1995-03-21 | Lsi Logic Corporation | Multi-chip semiconductor arrangements using flip chip dies |
US5032896A (en) * | 1989-08-31 | 1991-07-16 | Hughes Aircraft Company | 3-D integrated circuit assembly employing discrete chips |
US4991000A (en) * | 1989-08-31 | 1991-02-05 | Bone Robert L | Vertically interconnected integrated circuit chip system |
GB9018766D0 (en) * | 1990-08-28 | 1990-10-10 | Lsi Logic Europ | Stacking of integrated circuits |
US5847448A (en) * | 1990-12-11 | 1998-12-08 | Thomson-Csf | Method and device for interconnecting integrated circuits in three dimensions |
US5340771A (en) * | 1993-03-18 | 1994-08-23 | Lsi Logic Corporation | Techniques for providing high I/O count connections to semiconductor dies |
US5391917A (en) * | 1993-05-10 | 1995-02-21 | International Business Machines Corporation | Multiprocessor module packaging |
DE4410947C1 (de) * | 1994-03-29 | 1995-06-01 | Siemens Ag | Halbleiterbauelement für vertikale Integration und Herstellungsverfahren |
US5627112A (en) * | 1995-11-13 | 1997-05-06 | Rockwell International Corporation | Method of making suspended microstructures |
US6551857B2 (en) | 1997-04-04 | 2003-04-22 | Elm Technology Corporation | Three dimensional structure integrated circuits |
US6096576A (en) * | 1997-09-02 | 2000-08-01 | Silicon Light Machines | Method of producing an electrical interface to an integrated circuit device having high density I/O count |
FR2797348B1 (fr) * | 1999-08-02 | 2001-10-19 | Cit Alcatel | Procede d'obtention d'un module, a haute densite, a partir de composants electroniques, modulaires, encapsules et module ainsi obtenu |
US6782205B2 (en) | 2001-06-25 | 2004-08-24 | Silicon Light Machines | Method and apparatus for dynamic equalization in wavelength division multiplexing |
US6829092B2 (en) | 2001-08-15 | 2004-12-07 | Silicon Light Machines, Inc. | Blazed grating light valve |
US6785001B2 (en) | 2001-08-21 | 2004-08-31 | Silicon Light Machines, Inc. | Method and apparatus for measuring wavelength jitter of light signal |
EP1296374B1 (en) * | 2001-09-14 | 2012-09-05 | STMicroelectronics Srl | Process for bonding and electrically connecting microsystems integrated in several distinct substrates |
US6800238B1 (en) | 2002-01-15 | 2004-10-05 | Silicon Light Machines, Inc. | Method for domain patterning in low coercive field ferroelectrics |
US6767751B2 (en) | 2002-05-28 | 2004-07-27 | Silicon Light Machines, Inc. | Integrated driver process flow |
US6839479B2 (en) | 2002-05-29 | 2005-01-04 | Silicon Light Machines Corporation | Optical switch |
US6813059B2 (en) | 2002-06-28 | 2004-11-02 | Silicon Light Machines, Inc. | Reduced formation of asperities in contact micro-structures |
US7402897B2 (en) | 2002-08-08 | 2008-07-22 | Elm Technology Corporation | Vertical system integration |
US6801354B1 (en) | 2002-08-20 | 2004-10-05 | Silicon Light Machines, Inc. | 2-D diffraction grating for substantially eliminating polarization dependent losses |
US6712480B1 (en) | 2002-09-27 | 2004-03-30 | Silicon Light Machines | Controlled curvature of stressed micro-structures |
US7046420B1 (en) | 2003-02-28 | 2006-05-16 | Silicon Light Machines Corporation | MEM micro-structures and methods of making the same |
US6829077B1 (en) | 2003-02-28 | 2004-12-07 | Silicon Light Machines, Inc. | Diffractive light modulator with dynamically rotatable diffraction plane |
US6806997B1 (en) | 2003-02-28 | 2004-10-19 | Silicon Light Machines, Inc. | Patterned diffractive light modulator ribbon for PDL reduction |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS4936789A (ja) * | 1972-08-11 | 1974-04-05 | ||
JPS5336184A (en) * | 1976-09-16 | 1978-04-04 | Seiko Epson Corp | Semiconductor integrated circuit |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3343256A (en) * | 1964-12-28 | 1967-09-26 | Ibm | Methods of making thru-connections in semiconductor wafers |
US3577037A (en) * | 1968-07-05 | 1971-05-04 | Ibm | Diffused electrical connector apparatus and method of making same |
-
1981
- 1981-09-08 JP JP56141985A patent/JPS5843554A/ja active Pending
-
1982
- 1982-09-07 DE DE19823233195 patent/DE3233195A1/de not_active Withdrawn
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS4936789A (ja) * | 1972-08-11 | 1974-04-05 | ||
JPS5336184A (en) * | 1976-09-16 | 1978-04-04 | Seiko Epson Corp | Semiconductor integrated circuit |
Cited By (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59224143A (ja) * | 1983-06-03 | 1984-12-17 | Agency Of Ind Science & Technol | 半導体装置の製造方法 |
US4807021A (en) * | 1986-03-10 | 1989-02-21 | Kabushiki Kaisha Toshiba | Semiconductor device having stacking structure |
JPS62216258A (ja) * | 1986-03-17 | 1987-09-22 | Agency Of Ind Science & Technol | 三次元組立集積回路 |
JPH0358543B2 (ja) * | 1986-03-17 | 1991-09-05 | Kogyo Gijutsu Incho | |
US5504035A (en) * | 1989-08-28 | 1996-04-02 | Lsi Logic Corporation | Process for solder ball interconnecting a semiconductor device to a substrate using a noble metal foil embedded interposer substrate |
US5202754A (en) * | 1991-09-13 | 1993-04-13 | International Business Machines Corporation | Three-dimensional multichip packages and methods of fabrication |
WO1996013062A1 (en) * | 1994-10-19 | 1996-05-02 | Ceram Incorporated | Apparatus and method of manufacturing stacked wafer array |
US5841197A (en) * | 1994-11-18 | 1998-11-24 | Adamic, Jr.; Fred W. | Inverted dielectric isolation process |
US6124179A (en) * | 1996-09-05 | 2000-09-26 | Adamic, Jr.; Fred W. | Inverted dielectric isolation process |
US5994763A (en) * | 1997-06-30 | 1999-11-30 | Oki Electric Industry Co., Ltd. | Wiring structure for semiconductor element and method for forming the same |
US5949092A (en) * | 1997-08-01 | 1999-09-07 | Advanced Micro Devices, Inc. | Ultra-high-density pass gate using dual stacked transistors having a gate structure with planarized upper surface in relation to interlayer insulator |
US6069398A (en) * | 1997-08-01 | 2000-05-30 | Advanced Micro Devices, Inc. | Thin film resistor and fabrication method thereof |
US5888853A (en) * | 1997-08-01 | 1999-03-30 | Advanced Micro Devices, Inc. | Integrated circuit including a graded grain structure for enhanced transistor formation and fabrication method thereof |
US5898189A (en) * | 1997-08-04 | 1999-04-27 | Advanced Micro Devices, Inc. | Integrated circuit including an oxide-isolated localized substrate and a standard silicon substrate and fabrication method |
WO2000036650A1 (fr) * | 1998-12-16 | 2000-06-22 | Seiko Epson Corporation | Puce de semi-conducteur, dispositif a semi-conducteur, carte de circuits et materiel electronique et leurs procedes de production |
US6424048B1 (en) | 1998-12-16 | 2002-07-23 | Seiko Epson Corporation | Semiconductor chip, semiconductor device, circuit board and electronic equipment and production methods for them |
US6677237B2 (en) | 1998-12-16 | 2004-01-13 | Seiko Epson Corporation | Semiconductor chip, semiconductor device, circuit board and electronic equipment and production methods for them |
JP2006352171A (ja) * | 1998-12-16 | 2006-12-28 | Seiko Epson Corp | 半導体チップの製造方法、半導体装置の製造方法、回路基板の製造方法及び電子機器の製造方法 |
JP4497147B2 (ja) * | 1998-12-16 | 2010-07-07 | セイコーエプソン株式会社 | 半導体チップの製造方法、半導体装置の製造方法、回路基板の製造方法及び電子機器の製造方法 |
US6642615B2 (en) | 2000-02-28 | 2003-11-04 | Seiko Epson Corporation | Semiconductor device and method of manufacturing the same, circuit board and electronic instrument |
Also Published As
Publication number | Publication date |
---|---|
DE3233195A1 (de) | 1983-03-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5843554A (ja) | 半導体装置 | |
US11688776B2 (en) | Transistor level interconnection methodologies utilizing 3D interconnects | |
JPS6355213B2 (ja) | ||
US20230017218A1 (en) | Semiconductor device and manufacturing method of semiconductor device | |
WO2005086216A1 (ja) | 半導体素子及び半導体素子の製造方法 | |
TW202209577A (zh) | 半導體裝置 | |
US20230129339A1 (en) | Semiconductor device and manufacturing method thereof | |
KR20210154835A (ko) | 다이-대-다이 접합을 위한 방법들 및 구조체들 | |
US5081063A (en) | Method of making edge-connected integrated circuit structure | |
TWI776181B (zh) | 半導體裝置及半導體裝置的製造方法 | |
US11205639B2 (en) | Integrated circuit device with stacked dies having mirrored circuitry | |
US8772937B2 (en) | Semiconductor device including inner interconnection structure able to conduct signals or voltages in the semiconductor chip with vertical connection vias and horizontal buried conductive lines | |
US11784104B2 (en) | Method of forming electronic chip package having a conductive layer between a chip and a support | |
US11322441B2 (en) | Semiconductor storage device including a memory cell array and manufacturing method of the same | |
US20210358886A1 (en) | Semiconductor device including vertical bond pads | |
TWI784285B (zh) | 半導體元件以及其製造方法 | |
TW200830528A (en) | Chip package | |
US11901338B2 (en) | Interwafer connection structure for coupling wafers in a wafer stack | |
CN113161362B (zh) | 三维存储器及其制作方法 | |
US3684931A (en) | Semiconductor device with coplanar electrodes also overlying lateral surfaces thereof | |
US6242319B1 (en) | Method for fabricating an integrated circuit configuration | |
TWI781009B (zh) | 半導體封裝及其製造方法 | |
KR100876896B1 (ko) | 적층 반도체 패키지 | |
US20040217452A1 (en) | Semiconductor chip arrangement and a method for its production | |
JP2000208702A (ja) | 半導体装置およびその製造方法 |