JPS5843054A - マイクロコントロ−ラのマルチ制御方式 - Google Patents

マイクロコントロ−ラのマルチ制御方式

Info

Publication number
JPS5843054A
JPS5843054A JP56139737A JP13973781A JPS5843054A JP S5843054 A JPS5843054 A JP S5843054A JP 56139737 A JP56139737 A JP 56139737A JP 13973781 A JP13973781 A JP 13973781A JP S5843054 A JPS5843054 A JP S5843054A
Authority
JP
Japan
Prior art keywords
data
address
microcontroller
speed
multipath
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP56139737A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6244305B2 (enrdf_load_stackoverflow
Inventor
Mitsuo Takakura
高倉 満郎
Kazuhiko Shimoyama
和彦 下山
Tadashi Okamoto
正 岡本
Noboru Azusawa
梓沢 昇
Osao Yoshida
吉田 長生
Yutaka Saito
裕 斉藤
Takakazu Sakurai
桜井 孝員
Susumu Kitani
木谷 進
Yuji Kikuchi
菊池 雄司
Yoshihiro Uekane
上金 良博
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP56139737A priority Critical patent/JPS5843054A/ja
Publication of JPS5843054A publication Critical patent/JPS5843054A/ja
Publication of JPS6244305B2 publication Critical patent/JPS6244305B2/ja
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14Handling requests for interconnection or transfer
    • G06F13/36Handling requests for interconnection or transfer for access to common bus or bus system
    • G06F13/362Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control
    • G06F13/366Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control using a centralised polling arbiter

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Hardware Redundancy (AREA)
  • Multi Processors (AREA)
JP56139737A 1981-09-07 1981-09-07 マイクロコントロ−ラのマルチ制御方式 Granted JPS5843054A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56139737A JPS5843054A (ja) 1981-09-07 1981-09-07 マイクロコントロ−ラのマルチ制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56139737A JPS5843054A (ja) 1981-09-07 1981-09-07 マイクロコントロ−ラのマルチ制御方式

Publications (2)

Publication Number Publication Date
JPS5843054A true JPS5843054A (ja) 1983-03-12
JPS6244305B2 JPS6244305B2 (enrdf_load_stackoverflow) 1987-09-19

Family

ID=15252196

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56139737A Granted JPS5843054A (ja) 1981-09-07 1981-09-07 マイクロコントロ−ラのマルチ制御方式

Country Status (1)

Country Link
JP (1) JPS5843054A (enrdf_load_stackoverflow)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61212138A (ja) * 1985-03-01 1986-09-20 ホランドセ シグナールアパラーテン ベスローテン フェンノートシャップ ローカルエリアネツトワーク
JPH0216670A (ja) * 1988-07-05 1990-01-19 Fanuc Ltd マルチプロセッサシステム

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5181537A (enrdf_load_stackoverflow) * 1975-01-16 1976-07-16 Hitachi Ltd

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5181537A (enrdf_load_stackoverflow) * 1975-01-16 1976-07-16 Hitachi Ltd

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61212138A (ja) * 1985-03-01 1986-09-20 ホランドセ シグナールアパラーテン ベスローテン フェンノートシャップ ローカルエリアネツトワーク
JPH0216670A (ja) * 1988-07-05 1990-01-19 Fanuc Ltd マルチプロセッサシステム

Also Published As

Publication number Publication date
JPS6244305B2 (enrdf_load_stackoverflow) 1987-09-19

Similar Documents

Publication Publication Date Title
JP2886093B2 (ja) 障害処理方法および情報処理システム
US4797884A (en) Redundant device control unit
US5644700A (en) Method for operating redundant master I/O controllers
US5058056A (en) Workstation takeover control
JPH04290349A (ja) 交換機のインサービス立ち上げ処理方式
US4958271A (en) Transfer control equipment
US4561088A (en) Communication system bypass architecture
JPS5843054A (ja) マイクロコントロ−ラのマルチ制御方式
JPH0537421A (ja) 伝送路切替制御方法およびその装置
CN111478947A (zh) 主备控制板实时同步方法及系统
JP2003140704A (ja) プロセス制御装置
JP2513007B2 (ja) 遠方監視制御装置のデ―タ送受信方式
JPH10307603A (ja) データ伝送装置
JP3505540B2 (ja) データ転送装置
JP2511542B2 (ja) 情報処理システム
JPS633538A (ja) 二重ル−プ伝送方式
JPH05346810A (ja) プログラマブルコントローラの出力異常処理方式
SU1269142A1 (ru) Многоканальна система управлени распределением ресурсов в вычислительном комплексе
KR19990031948A (ko) 비동기 전송 모드 근거리 통신망 시스템의 고속 이중화 방법
CN117148703A (zh) 基于三模冗余can控制器的can链路控制方法和系统
KR920008791B1 (ko) 유니트간의 인터럽트 처리회로를 구비한 신호 중계기 시스템
JPH07143148A (ja) 高速サイクリック伝送装置
JPS58218258A (ja) 伝送制御装置
JPH03188724A (ja) 通信ライン制御方式
JPS60134352A (ja) 二重化バス制御装置