JPS5840851A - 相補型mos半導体装置及びその製造方法 - Google Patents
相補型mos半導体装置及びその製造方法Info
- Publication number
- JPS5840851A JPS5840851A JP56138831A JP13883181A JPS5840851A JP S5840851 A JPS5840851 A JP S5840851A JP 56138831 A JP56138831 A JP 56138831A JP 13883181 A JP13883181 A JP 13883181A JP S5840851 A JPS5840851 A JP S5840851A
- Authority
- JP
- Japan
- Prior art keywords
- substrate
- region
- layer
- conductivity type
- element isolation
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H10W10/018—
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
- H10D62/102—Constructional design considerations for preventing surface leakage or controlling electric field concentration
- H10D62/112—Constructional design considerations for preventing surface leakage or controlling electric field concentration for preventing surface leakage due to surface inversion layers, e.g. by using channel stoppers
-
- H10P14/271—
-
- H10P14/2905—
-
- H10P14/3411—
-
- H10W10/10—
Landscapes
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56138831A JPS5840851A (ja) | 1981-09-03 | 1981-09-03 | 相補型mos半導体装置及びその製造方法 |
| US06/307,877 US4560421A (en) | 1980-10-02 | 1981-10-02 | Semiconductor device and method of manufacturing the same |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56138831A JPS5840851A (ja) | 1981-09-03 | 1981-09-03 | 相補型mos半導体装置及びその製造方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5840851A true JPS5840851A (ja) | 1983-03-09 |
| JPH0324068B2 JPH0324068B2 (enExample) | 1991-04-02 |
Family
ID=15231235
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP56138831A Granted JPS5840851A (ja) | 1980-10-02 | 1981-09-03 | 相補型mos半導体装置及びその製造方法 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5840851A (enExample) |
Cited By (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6030169A (ja) * | 1983-07-29 | 1985-02-15 | Toshiba Corp | 相補型mos半導体装置及びその製造方法 |
| JPS6074664A (ja) * | 1983-09-30 | 1985-04-26 | Toshiba Corp | 相補型mos半導体装置の製造方法 |
| JPS6074564A (ja) * | 1983-09-30 | 1985-04-26 | Toshiba Corp | 半導体記憶装置 |
| JPS6089957A (ja) * | 1983-10-24 | 1985-05-20 | Nippon Telegr & Teleph Corp <Ntt> | 相補形半導体装置 |
| JPS6239047A (ja) * | 1985-08-13 | 1987-02-20 | Toppan Printing Co Ltd | Cmos型集積回路素子 |
| JPH061756U (ja) * | 1992-06-17 | 1994-01-14 | 小松ゼノア株式会社 | 気化器のカバー |
-
1981
- 1981-09-03 JP JP56138831A patent/JPS5840851A/ja active Granted
Cited By (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6030169A (ja) * | 1983-07-29 | 1985-02-15 | Toshiba Corp | 相補型mos半導体装置及びその製造方法 |
| JPS6074664A (ja) * | 1983-09-30 | 1985-04-26 | Toshiba Corp | 相補型mos半導体装置の製造方法 |
| JPS6074564A (ja) * | 1983-09-30 | 1985-04-26 | Toshiba Corp | 半導体記憶装置 |
| JPS6089957A (ja) * | 1983-10-24 | 1985-05-20 | Nippon Telegr & Teleph Corp <Ntt> | 相補形半導体装置 |
| JPS6239047A (ja) * | 1985-08-13 | 1987-02-20 | Toppan Printing Co Ltd | Cmos型集積回路素子 |
| JPH061756U (ja) * | 1992-06-17 | 1994-01-14 | 小松ゼノア株式会社 | 気化器のカバー |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0324068B2 (enExample) | 1991-04-02 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4459325A (en) | Semiconductor device and method for manufacturing the same | |
| JPH0355984B2 (enExample) | ||
| US4751561A (en) | Dielectrically isolated PMOS, NMOS, PNP and NPN transistors on a silicon wafer | |
| US4430793A (en) | Method of manufacturing a semiconductor device utilizing selective introduction of a dopant thru a deposited semiconductor contact layer | |
| US5079183A (en) | C-mos device and a process for manufacturing the same | |
| US3997378A (en) | Method of manufacturing a semiconductor device utilizing monocrystalline-polycrystalline growth | |
| US5141881A (en) | Method for manufacturing a semiconductor integrated circuit | |
| JPS62570B2 (enExample) | ||
| US4685199A (en) | Method for forming dielectrically isolated PMOS, NMOS, PNP and NPN transistors on a silicon wafer | |
| JPH0241170B2 (enExample) | ||
| JPS5840851A (ja) | 相補型mos半導体装置及びその製造方法 | |
| JPH065706B2 (ja) | BiCMOS素子の製造方法 | |
| JPH0324069B2 (enExample) | ||
| EP0126292B1 (en) | Semiconductor device having an element isolation layer and method of manufacturing the same | |
| JPS6381984A (ja) | 多結晶半導体ダイオ−ド | |
| JPH0482180B2 (enExample) | ||
| US5023195A (en) | Method for manufacturing a semiconductor integrated circuit including a bipolar transistor | |
| JPS6021560A (ja) | 相補型mos半導体装置及びその製造方法 | |
| JP2622047B2 (ja) | 半導体デバイスおよびその製造方法 | |
| KR940008884B1 (ko) | 균일한 저항산포를 갖는 폴리저항의 제조방법 | |
| JPH079929B2 (ja) | 集積回路の製造方法 | |
| JP2892436B2 (ja) | 半導体装置の製造方法 | |
| KR0144831B1 (ko) | 선택적 결정성장법을 이용한 쌍극자 트랜지스터의 제조방법 | |
| JPS6030168A (ja) | 相補型mos半導体装置及びその製造方法 | |
| JPS6074664A (ja) | 相補型mos半導体装置の製造方法 |