JPS58208858A - スキヤンル−プ回路制御方式 - Google Patents
スキヤンル−プ回路制御方式Info
- Publication number
- JPS58208858A JPS58208858A JP57092810A JP9281082A JPS58208858A JP S58208858 A JPS58208858 A JP S58208858A JP 57092810 A JP57092810 A JP 57092810A JP 9281082 A JP9281082 A JP 9281082A JP S58208858 A JPS58208858 A JP S58208858A
- Authority
- JP
- Japan
- Prior art keywords
- scan
- flip
- circuit
- output
- tri
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
- G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
- G01R31/318583—Design for test
- G01R31/318586—Design for test with partial scan or non-scannable parts
Landscapes
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57092810A JPS58208858A (ja) | 1982-05-31 | 1982-05-31 | スキヤンル−プ回路制御方式 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57092810A JPS58208858A (ja) | 1982-05-31 | 1982-05-31 | スキヤンル−プ回路制御方式 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS58208858A true JPS58208858A (ja) | 1983-12-05 |
| JPS6225212B2 JPS6225212B2 (enExample) | 1987-06-02 |
Family
ID=14064761
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP57092810A Granted JPS58208858A (ja) | 1982-05-31 | 1982-05-31 | スキヤンル−プ回路制御方式 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS58208858A (enExample) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0773067A (ja) * | 1993-09-01 | 1995-03-17 | Nec Corp | スキャンパス回路 |
-
1982
- 1982-05-31 JP JP57092810A patent/JPS58208858A/ja active Granted
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0773067A (ja) * | 1993-09-01 | 1995-03-17 | Nec Corp | スキャンパス回路 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6225212B2 (enExample) | 1987-06-02 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH0746122B2 (ja) | 半導体集積論理回路 | |
| JP3197026B2 (ja) | 遅延試験能力を有する走査可能なレジスタ | |
| EP0853276A2 (en) | Artificial random-number pattern generating circuit | |
| KR870000114B1 (ko) | 데이타 처리 시스템 | |
| US4081662A (en) | Clock supervision in digital systems | |
| JPS58208858A (ja) | スキヤンル−プ回路制御方式 | |
| JPS593561A (ja) | デ−タ処理システム | |
| US5321641A (en) | Pseudo random pattern generation circuit | |
| JP3278833B2 (ja) | 論理回路テスト方法及びテスト入力回路及びテスト出力回路 | |
| JPH1194914A (ja) | スキャンパス制御回路 | |
| JPS6175935A (ja) | スキヤンフリツプ・フロツプ方式 | |
| JPH07120954B2 (ja) | デコーダのエラー検出回路 | |
| JPH0455774A (ja) | 同期型ff間のオーバディレイテスト方式 | |
| KR960016265B1 (ko) | 디지털 키폰의 제어용 집적 회로 | |
| JPS6225211B2 (enExample) | ||
| JP3157662B2 (ja) | Lsi診断制御回路 | |
| JP2501202B2 (ja) | 論理回路診断方法 | |
| JPH05274171A (ja) | 診断回路の誤動作防止回路 | |
| JPS6173075A (ja) | Lsi論理状態抽出方式 | |
| JPS5549760A (en) | Information processing unit diagnostic system | |
| JPH0612895A (ja) | メモリ回路の故障検出方法 | |
| JPH08328687A (ja) | クロック切替回路 | |
| JPS60102021A (ja) | 論理回路の診断方式 | |
| JPH06195417A (ja) | 半導体集積回路設計方法 | |
| JPH0618631A (ja) | 半導体集積回路 |