JPS58205869A - ロジツク回路の試験方法 - Google Patents
ロジツク回路の試験方法Info
- Publication number
- JPS58205869A JPS58205869A JP57087820A JP8782082A JPS58205869A JP S58205869 A JPS58205869 A JP S58205869A JP 57087820 A JP57087820 A JP 57087820A JP 8782082 A JP8782082 A JP 8782082A JP S58205869 A JPS58205869 A JP S58205869A
- Authority
- JP
- Japan
- Prior art keywords
- output
- signal
- logic
- code
- generator
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000010998 test method Methods 0.000 title description 2
- 238000012360 testing method Methods 0.000 claims description 28
- 238000000034 method Methods 0.000 claims description 4
- 238000010586 diagram Methods 0.000 description 6
- 238000004458 analytical method Methods 0.000 description 5
- 230000010355 oscillation Effects 0.000 description 2
- 230000002093 peripheral effect Effects 0.000 description 2
- 238000012545 processing Methods 0.000 description 2
- 230000002457 bidirectional effect Effects 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
Landscapes
- Tests Of Electronic Circuits (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57087820A JPS58205869A (ja) | 1982-05-24 | 1982-05-24 | ロジツク回路の試験方法 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57087820A JPS58205869A (ja) | 1982-05-24 | 1982-05-24 | ロジツク回路の試験方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS58205869A true JPS58205869A (ja) | 1983-11-30 |
| JPH0373829B2 JPH0373829B2 (enExample) | 1991-11-25 |
Family
ID=13925597
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP57087820A Granted JPS58205869A (ja) | 1982-05-24 | 1982-05-24 | ロジツク回路の試験方法 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS58205869A (enExample) |
-
1982
- 1982-05-24 JP JP57087820A patent/JPS58205869A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0373829B2 (enExample) | 1991-11-25 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP4090988B2 (ja) | デジタルシステム及び該デジタルシステムのエラー検出方法 | |
| GB2121997A (en) | Testing modular data processing systems | |
| US6445205B1 (en) | Method of testing integrated circuits | |
| US4697234A (en) | Data processing module with serial test data paths | |
| JP2618669B2 (ja) | 半導体集積回路装置のテストモード設定回路 | |
| JPH0373829B2 (enExample) | ||
| JPS5952331A (ja) | 機器アドレス設定装置 | |
| JPS6371671A (ja) | 大規模集積回路 | |
| EP0136735A1 (en) | Arrangement for checking the counting function of counters | |
| JPS62150181A (ja) | 大規模集積回路の試験方式 | |
| JPS6097449A (ja) | 読み出し専用メモリを有する情報処理装置 | |
| JPS5549760A (en) | Information processing unit diagnostic system | |
| EP0971362A1 (en) | Data entegrity checking apparatus | |
| JP3308575B2 (ja) | 増設メモリバンクアドレス自動設定方式 | |
| JPS57212539A (en) | Arithmetic device | |
| JPS60239834A (ja) | 集積回路 | |
| JPH06242187A (ja) | 半導体自己試験装置 | |
| JPS63148500A (ja) | Rom内蔵のゲ−トアレイ | |
| JPH04352240A (ja) | 情報処理装置 | |
| JPH0433020A (ja) | 機密保持機能を備えた半導体集積回路 | |
| JPS622337B2 (enExample) | ||
| JPH08262110A (ja) | 半導体集積回路装置およびその論理回路診断方法 | |
| JPS6231448A (ja) | Mpuを内蔵する半導体装置の評価装置及び評価方法 | |
| JPS61213934A (ja) | シフトパス回路 | |
| JPH0599987A (ja) | テスト回路 |