JPH0373829B2 - - Google Patents
Info
- Publication number
- JPH0373829B2 JPH0373829B2 JP57087820A JP8782082A JPH0373829B2 JP H0373829 B2 JPH0373829 B2 JP H0373829B2 JP 57087820 A JP57087820 A JP 57087820A JP 8782082 A JP8782082 A JP 8782082A JP H0373829 B2 JPH0373829 B2 JP H0373829B2
- Authority
- JP
- Japan
- Prior art keywords
- logic
- code
- output
- generator
- clock
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 238000012360 testing method Methods 0.000 claims description 27
- 230000004044 response Effects 0.000 claims description 2
- 238000010998 test method Methods 0.000 claims description 2
- 238000010586 diagram Methods 0.000 description 6
- 238000004458 analytical method Methods 0.000 description 5
- 238000000034 method Methods 0.000 description 3
- 239000000523 sample Substances 0.000 description 3
- 230000010355 oscillation Effects 0.000 description 2
- 230000002093 peripheral effect Effects 0.000 description 2
- 238000012545 processing Methods 0.000 description 2
- 101150069344 CUT1 gene Proteins 0.000 description 1
- 230000002457 bidirectional effect Effects 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000001360 synchronised effect Effects 0.000 description 1
Landscapes
- Tests Of Electronic Circuits (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57087820A JPS58205869A (ja) | 1982-05-24 | 1982-05-24 | ロジツク回路の試験方法 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57087820A JPS58205869A (ja) | 1982-05-24 | 1982-05-24 | ロジツク回路の試験方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS58205869A JPS58205869A (ja) | 1983-11-30 |
| JPH0373829B2 true JPH0373829B2 (enExample) | 1991-11-25 |
Family
ID=13925597
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP57087820A Granted JPS58205869A (ja) | 1982-05-24 | 1982-05-24 | ロジツク回路の試験方法 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS58205869A (enExample) |
-
1982
- 1982-05-24 JP JP57087820A patent/JPS58205869A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS58205869A (ja) | 1983-11-30 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0006328B1 (en) | System using integrated circuit chips with provision for error detection | |
| JP2628154B2 (ja) | 半導体集積回路 | |
| EP0663092B1 (en) | Robust delay fault built-in self-testing method and apparatus | |
| US5170398A (en) | Pattern generating apparatus for memory having a logical operation function | |
| US4847839A (en) | Digital registers with serial accessed mode control bit | |
| JPS6232511B2 (enExample) | ||
| EP0297398B1 (en) | A processing pulse control circuit | |
| GB2100485A (en) | Pseudorandom number generator | |
| KR100962858B1 (ko) | 디지털 시스템, 피검사 모듈에서의 에러 탐지 방법 및 패리티 함수를 조합의 설계 프로세스로 구현하는 방법 | |
| US4471484A (en) | Self verifying logic system | |
| US6445205B1 (en) | Method of testing integrated circuits | |
| EP0780037A2 (en) | A method for testing an electronic circuit by logically combining clock signals, and an electronic circuit provided with facilities for such testing | |
| JPH041371B2 (enExample) | ||
| JPS58205869A (ja) | ロジツク回路の試験方法 | |
| JP3328229B2 (ja) | クロック・ツリー回路 | |
| US5999013A (en) | Method and apparatus for testing variable voltage and variable impedance drivers | |
| KR0116954Y1 (ko) | Ic 칩 테스터기 | |
| JPH06138191A (ja) | 半導体集積回路 | |
| GB2164474A (en) | Circuit testing | |
| KR100480561B1 (ko) | 합산검사부를가지는마이크로-롬구조 | |
| US6292907B1 (en) | State machine bit group selection apparatus for debugging a digital system | |
| JP2004069642A (ja) | 半導体集積回路装置 | |
| JPH03500344A (ja) | 自己検査回路を有する電子アセンブリ | |
| Trumbull | Digital Diagnostics: How Much should the Patient Tell? | |
| JPH0215408Y2 (enExample) |