JPS58202550A - 半導体装置の製造方法 - Google Patents
半導体装置の製造方法Info
- Publication number
- JPS58202550A JPS58202550A JP8476382A JP8476382A JPS58202550A JP S58202550 A JPS58202550 A JP S58202550A JP 8476382 A JP8476382 A JP 8476382A JP 8476382 A JP8476382 A JP 8476382A JP S58202550 A JPS58202550 A JP S58202550A
- Authority
- JP
- Japan
- Prior art keywords
- film
- diffusion layer
- electrode
- insulating film
- contact hole
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP8476382A JPS58202550A (ja) | 1982-05-21 | 1982-05-21 | 半導体装置の製造方法 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP8476382A JPS58202550A (ja) | 1982-05-21 | 1982-05-21 | 半導体装置の製造方法 |
Related Child Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP12670990A Division JPH0316124A (ja) | 1990-05-18 | 1990-05-18 | 半導体装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS58202550A true JPS58202550A (ja) | 1983-11-25 |
| JPH0576186B2 JPH0576186B2 (https=) | 1993-10-22 |
Family
ID=13839715
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP8476382A Granted JPS58202550A (ja) | 1982-05-21 | 1982-05-21 | 半導体装置の製造方法 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS58202550A (https=) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5270256A (en) * | 1991-11-27 | 1993-12-14 | Intel Corporation | Method of forming a guard wall to reduce delamination effects |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS52129279A (en) * | 1976-04-22 | 1977-10-29 | Fujitsu Ltd | Production of semiconductor device |
-
1982
- 1982-05-21 JP JP8476382A patent/JPS58202550A/ja active Granted
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS52129279A (en) * | 1976-04-22 | 1977-10-29 | Fujitsu Ltd | Production of semiconductor device |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5270256A (en) * | 1991-11-27 | 1993-12-14 | Intel Corporation | Method of forming a guard wall to reduce delamination effects |
| US5986315A (en) * | 1991-11-27 | 1999-11-16 | Intel Corporation | Guard wall to reduce delamination effects within a semiconductor die |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0576186B2 (https=) | 1993-10-22 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS6119145A (ja) | 半導体装置の製造方法 | |
| JPH0521338B2 (https=) | ||
| JPH01274470A (ja) | バイポーラ・トランジスタ装置及びその製造方法 | |
| JPH0697297A (ja) | コンタクトを有する半導体素子及びその製造方法 | |
| JP2000514241A (ja) | 自己整合されたコンタクトおよびフィールド絶縁物を伴ったトランジスタおよび該トランジスタのための製造プロセス | |
| JPS58202550A (ja) | 半導体装置の製造方法 | |
| JPH0697288A (ja) | 半導体装置の製造方法 | |
| KR930006144B1 (ko) | 반도체 장치 및 방법 | |
| JPH10308448A (ja) | 半導体デバイスの隔離膜及びその形成方法 | |
| JPS6163059A (ja) | 半導体装置 | |
| WO1998037583A1 (fr) | Procede pour fabriquer un dispositif a semi-conducteurs | |
| JPS62120040A (ja) | 半導体装置の製造方法 | |
| JPH05226466A (ja) | 半導体装置の製造方法 | |
| JPS59149030A (ja) | 半導体装置の製造法 | |
| JP3816746B2 (ja) | Mos型電界効果トランジスタ及びその製造方法 | |
| JPH0316124A (ja) | 半導体装置 | |
| JPS60126846A (ja) | 半導体装置およびその製造方法 | |
| JPH03163832A (ja) | 半導体装置 | |
| JPH0524658B2 (https=) | ||
| KR100379516B1 (ko) | 반도체 소자의 제조방법 | |
| JPH11340326A (ja) | 半導体装置の製造方法 | |
| JP2002198493A (ja) | ヒートシンクを有する絶縁体上シリコン静電気放電保護デバイス | |
| JPS6085539A (ja) | 半導体装置の製造方法 | |
| KR20010073705A (ko) | 선택적 에피텍셜 성장을 이용한 반도체 장치의 콘택 형성방법 | |
| JPH02218164A (ja) | Mis型電界効果トランジスタ |