JPS5819795A - メモリ出力読取回路 - Google Patents
メモリ出力読取回路Info
- Publication number
- JPS5819795A JPS5819795A JP56118742A JP11874281A JPS5819795A JP S5819795 A JPS5819795 A JP S5819795A JP 56118742 A JP56118742 A JP 56118742A JP 11874281 A JP11874281 A JP 11874281A JP S5819795 A JPS5819795 A JP S5819795A
- Authority
- JP
- Japan
- Prior art keywords
- level
- data
- output
- memory
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/06—Sense amplifiers; Associated circuits, e.g. timing or triggering circuits
Landscapes
- Read Only Memory (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56118742A JPS5819795A (ja) | 1981-07-29 | 1981-07-29 | メモリ出力読取回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56118742A JPS5819795A (ja) | 1981-07-29 | 1981-07-29 | メモリ出力読取回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5819795A true JPS5819795A (ja) | 1983-02-04 |
| JPS6325437B2 JPS6325437B2 (enrdf_load_stackoverflow) | 1988-05-25 |
Family
ID=14743933
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP56118742A Granted JPS5819795A (ja) | 1981-07-29 | 1981-07-29 | メモリ出力読取回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5819795A (enrdf_load_stackoverflow) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4677590A (en) * | 1981-12-29 | 1987-06-30 | Fujitsu Limited | Nonvolatile semiconductor memory circuit including dummy sense amplifiers |
| KR100309523B1 (ko) * | 1997-06-30 | 2001-12-17 | 가네꼬 히사시 | 반도체기억장치 |
-
1981
- 1981-07-29 JP JP56118742A patent/JPS5819795A/ja active Granted
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4677590A (en) * | 1981-12-29 | 1987-06-30 | Fujitsu Limited | Nonvolatile semiconductor memory circuit including dummy sense amplifiers |
| KR100309523B1 (ko) * | 1997-06-30 | 2001-12-17 | 가네꼬 히사시 | 반도체기억장치 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6325437B2 (enrdf_load_stackoverflow) | 1988-05-25 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6538482B2 (en) | Voltage detection circuit, power-on/off reset circuit, and semiconductor device | |
| JPH0253879B2 (enrdf_load_stackoverflow) | ||
| JPH0612632B2 (ja) | メモリ回路 | |
| EP0166540A2 (en) | A semiconductor memory device | |
| JPS5856198B2 (ja) | 半導体記憶装置 | |
| JP2662822B2 (ja) | 半導体記憶装置 | |
| US4542306A (en) | Buffer circuits for use with semiconductor memory devices | |
| US6628162B2 (en) | Semiconductor integrated circuit | |
| EP0201733A2 (en) | Bit line driver | |
| JPH0319516A (ja) | 電圧リミッタ回路 | |
| JPS5819795A (ja) | メモリ出力読取回路 | |
| US3936810A (en) | Sense line balancing circuit | |
| JPS6043294A (ja) | 半導体メモリ装置 | |
| JPS58128090A (ja) | ダイナミツクicメモリ | |
| KR960018868A (ko) | 고수행성능의 다이나믹 비교 회로 및 감지 증폭기 공통 모드 딥 필터 회로 | |
| US4435791A (en) | CMOS Address buffer for a semiconductor memory | |
| US4952826A (en) | Signal input circuit utilizing flip-flop circuit | |
| JPS6129496A (ja) | 半導体記憶装置 | |
| US20020085425A1 (en) | Differential signal path for high speed data transmission in flash memory | |
| JP2723714B2 (ja) | 半導体メモリ | |
| JP2580805B2 (ja) | 半導体集積回路 | |
| JPH07221605A (ja) | ラッチ回路並びにそれを用いたレジスタ回路およびパイプライン処理回路 | |
| JP2662821B2 (ja) | 半導体記憶装置 | |
| JPS62125713A (ja) | 半導体集積回路 | |
| JPH0156568B2 (enrdf_load_stackoverflow) |