JPS6325437B2 - - Google Patents

Info

Publication number
JPS6325437B2
JPS6325437B2 JP11874281A JP11874281A JPS6325437B2 JP S6325437 B2 JPS6325437 B2 JP S6325437B2 JP 11874281 A JP11874281 A JP 11874281A JP 11874281 A JP11874281 A JP 11874281A JP S6325437 B2 JPS6325437 B2 JP S6325437B2
Authority
JP
Japan
Prior art keywords
level
data
memory
output
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP11874281A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5819795A (ja
Inventor
Akira Suzuki
Hitoshi Matsuda
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tokyo Shibaura Electric Co Ltd filed Critical Tokyo Shibaura Electric Co Ltd
Priority to JP56118742A priority Critical patent/JPS5819795A/ja
Publication of JPS5819795A publication Critical patent/JPS5819795A/ja
Publication of JPS6325437B2 publication Critical patent/JPS6325437B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/06—Sense amplifiers; Associated circuits, e.g. timing or triggering circuits

Landscapes

  • Read Only Memory (AREA)
JP56118742A 1981-07-29 1981-07-29 メモリ出力読取回路 Granted JPS5819795A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56118742A JPS5819795A (ja) 1981-07-29 1981-07-29 メモリ出力読取回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56118742A JPS5819795A (ja) 1981-07-29 1981-07-29 メモリ出力読取回路

Publications (2)

Publication Number Publication Date
JPS5819795A JPS5819795A (ja) 1983-02-04
JPS6325437B2 true JPS6325437B2 (enrdf_load_stackoverflow) 1988-05-25

Family

ID=14743933

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56118742A Granted JPS5819795A (ja) 1981-07-29 1981-07-29 メモリ出力読取回路

Country Status (1)

Country Link
JP (1) JPS5819795A (enrdf_load_stackoverflow)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0085260B1 (en) * 1981-12-29 1989-08-02 Fujitsu Limited Nonvolatile semiconductor memory circuit
JP3204299B2 (ja) * 1997-06-30 2001-09-04 日本電気株式会社 半導体記憶装置

Also Published As

Publication number Publication date
JPS5819795A (ja) 1983-02-04

Similar Documents

Publication Publication Date Title
US4649291A (en) Voltage reference circuit for providing a predetermined voltage to an active element circuit
EP0072686A2 (en) A buffer circuit including inverter circuitry
US6373315B2 (en) Signal potential conversion circuit
JPH0612632B2 (ja) メモリ回路
KR950001430B1 (ko) 전류 감지 증폭 회로
EP0096421A2 (en) Static memory device with signal transition detector
EP0887935A1 (en) Noise isolation circuit
EP0166540A2 (en) A semiconductor memory device
KR920010984B1 (ko) 출력버퍼회로
EP0220721A2 (en) Sense or differential amplifier circuit
JPS5856198B2 (ja) 半導体記憶装置
JPH06132747A (ja) 半導体装置
EP0085436B1 (en) Buffer circuits
EP0259861A1 (en) Buffer circuit operable with reduced power consumption
KR920003440B1 (ko) 중간전위생성회로
US4091360A (en) Dynamic precharge circuitry
US6037827A (en) Noise isolation circuit
EP0368328B1 (en) Address transition detector circuit
JPH0766675B2 (ja) プログラマブルｒｏｍ
JPS6325437B2 (enrdf_load_stackoverflow)
EP0170781B1 (en) Mos dynamic memory device
JPH0660665A (ja) 半導体スタティックｒａｍのビット線負荷回路
JPS5839117A (ja) Ｍｏｓトランジスタ駆動回路
US6472907B2 (en) Input buffer of a semiconductor device that gives only a small scattering in delay time
KR100474733B1 (ko) 반도체메모리장치용데이터출력회로