JPS58168126A - デ−タ転送制御方式 - Google Patents
デ−タ転送制御方式Info
- Publication number
- JPS58168126A JPS58168126A JP5072382A JP5072382A JPS58168126A JP S58168126 A JPS58168126 A JP S58168126A JP 5072382 A JP5072382 A JP 5072382A JP 5072382 A JP5072382 A JP 5072382A JP S58168126 A JPS58168126 A JP S58168126A
- Authority
- JP
- Japan
- Prior art keywords
- command
- data transfer
- request
- transfer control
- interrupt
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
- G06F13/24—Handling requests for interconnection or transfer for access to input/output bus using interrupt
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Information Transfer Systems (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP5072382A JPS58168126A (ja) | 1982-03-29 | 1982-03-29 | デ−タ転送制御方式 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP5072382A JPS58168126A (ja) | 1982-03-29 | 1982-03-29 | デ−タ転送制御方式 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS58168126A true JPS58168126A (ja) | 1983-10-04 |
JPS6224828B2 JPS6224828B2 (enrdf_load_stackoverflow) | 1987-05-30 |
Family
ID=12866786
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP5072382A Granted JPS58168126A (ja) | 1982-03-29 | 1982-03-29 | デ−タ転送制御方式 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS58168126A (enrdf_load_stackoverflow) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
BR112014029007B1 (pt) | 2012-05-29 | 2020-10-27 | Jfe Steel Corporation | método de expansão de tubo para fabricar tubo de metal |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5779541A (en) * | 1980-11-05 | 1982-05-18 | Nippon Telegr & Teleph Corp <Ntt> | Interprocessor communication system |
-
1982
- 1982-03-29 JP JP5072382A patent/JPS58168126A/ja active Granted
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5779541A (en) * | 1980-11-05 | 1982-05-18 | Nippon Telegr & Teleph Corp <Ntt> | Interprocessor communication system |
Also Published As
Publication number | Publication date |
---|---|
JPS6224828B2 (enrdf_load_stackoverflow) | 1987-05-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5837585B2 (ja) | ケイサンキソウチ | |
JPS62500549A (ja) | マルチプロセッサ・システムにおけるマルチプロセッサの動作を順序付ける方法および装置 | |
JPH01200466A (ja) | データ処理システム | |
US5410650A (en) | Message control system for data communication system | |
US4417303A (en) | Multi-processor data communication bus structure | |
JP2001333137A (ja) | 自主動作通信制御装置及び自主動作通信制御方法 | |
JPS58168126A (ja) | デ−タ転送制御方式 | |
JPS63175962A (ja) | 直接メモリアクセス制御装置とマルチマイクロコンピュータシステム内におけるデータ転送方法 | |
JP3626292B2 (ja) | バスインタフェース制御方式 | |
JPS60173655A (ja) | マルチプロセツサのメモリ方式 | |
JPH0281255A (ja) | マルチプロセッサコンピュータ複合装置 | |
JPS61183763A (ja) | バス制御装置 | |
JPS5932809B2 (ja) | Dmaチヤネルのバス使用権制御方法 | |
JP2573790B2 (ja) | 転送制御装置 | |
JP2000003287A (ja) | 共有リソースの排他制御装置、排他制御方法及び排他制御プログラムを記録した記録媒体 | |
JPH0346855B2 (enrdf_load_stackoverflow) | ||
JPS6118061A (ja) | 共有メモリ制御方式 | |
JPS6378257A (ja) | 入出力制御装置 | |
JPH04106651A (ja) | システムバスの制御装置 | |
JPH0120459B2 (enrdf_load_stackoverflow) | ||
JPH04257957A (ja) | バス切替制御におけるエラー処理方式 | |
JPS635456A (ja) | マイクロプロセツサシステム | |
JPH01112452A (ja) | デイスクキヤツシユ制御方式 | |
JPH0782468B2 (ja) | 転送制御装置 | |
JPH04148266A (ja) | マルチプロセッサシステム |