JPS58161352A - 半導体装置 - Google Patents

半導体装置

Info

Publication number
JPS58161352A
JPS58161352A JP57044138A JP4413882A JPS58161352A JP S58161352 A JPS58161352 A JP S58161352A JP 57044138 A JP57044138 A JP 57044138A JP 4413882 A JP4413882 A JP 4413882A JP S58161352 A JPS58161352 A JP S58161352A
Authority
JP
Japan
Prior art keywords
lead frame
stress
semiconductor device
bonding
lead
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP57044138A
Other languages
English (en)
Inventor
Tetsuo Hoshino
星野　哲雄
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Yamagata Ltd
Original Assignee
NEC Yamagata Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Yamagata Ltd filed Critical NEC Yamagata Ltd
Priority to JP57044138A priority Critical patent/JPS58161352A/ja
Publication of JPS58161352A publication Critical patent/JPS58161352A/ja
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49579—Lead-frames or other flat leads characterised by the materials of the lead frames or layers thereon
    • H01L23/49586—Insulating layers on lead frames
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0555—Shape
    • H01L2224/05552—Shape in top view
    • H01L2224/05554—Shape in top view being square
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48257—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a die pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484—Connecting portions
    • H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • H01L2224/48465—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/4912—Layout
    • H01L2224/49171—Fan-out arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01082—Lead [Pb]

Landscapes

  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Wire Bonding (AREA)
  • Lead Frames For Integrated Circuits (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。

Description

【発明の詳細な説明】 本発明は半導体装置に関し、特にリードフレームの構造
に関するものである。
従来、半導体装置は、第１図ＡおよびＢにそれぞれ平面
図および断面図を示す通り、所定形状のリードフレーム
１全体を０．１〜ｌ、ＱｌｌｌｌＫｌｌｌｌ全厚板から
プレス又はエツチング等の技術で形成し。
必要に応じて、リード部２およびアイランド部３にメッ
キ７を施（−たものに、半導体チップ４をロー材６で搭
載し、さらに上記のリード部２と半導体チップ４を細線
５で結線ｉ〜、さらに半導体チップとリード部の一部を
樹脂で封止して完成するものであった。
ここで、従来用いられて来たリードフレームｌの構造は
一般的には第１図Ａ、Ｂの如くである。
このリードフレーム構造の最大の欠陥はボンディング済
のリードフレームを設備に装着あるいは運搬する際に、
外部から力が加わると、リードフレームｌのアイランド
部３、リード部２が自由に動き、その為にボンディング
ワイヤー５に多大なストレスが加わり、ボンディングワ
イヤー強度を劣化させ信頼性を著しく低下させるか、あ
るいはボンディングワイヤー５が切断し不良率を増加さ
せるという事が起きる。
本発明の目的は、ワイヤーに加わるストレスを軽減して
信頼性９歩留りを向上した半導体装置を提供することに
ある。
本発明による半導体装置は、表面に半導体素子およびこ
の半導体素子の電極と、つながったボンディングワイヤ
ーが接続されたリードフレームに裏貼りを施して外部か
らの力によるストレスを軽減したもので、以下図面によ
り本発明の実施例を詳述する。
第２図Ａ、Ｂは本発明の一実施例を示すもので、リード
フレーム１′の少なくともアイランド部３および外部リ
ードのワイヤー接続部２の裏面に絶縁フィルム９を貼り
付は固定されている。よって、ボンディング後、外部か
らストレスが加わってもボンディングワイヤー５に加わ
るストレスは防止できる。すなわちボンディングワイヤ
ー強度の信頼性の向上及びボンディングワイヤー切れ不
良率の低減が計れる等、本リードフレーム構造の優位性
は明らかである。
【図面の簡単な説明】
第１図Ａ、Ｂはそれぞれ従来の半導体装置に使用されて
いるリードフレームを示す平面図および断面図、第２図
Ａ、Ｂは本発明の一実施例によるリードフレーム構造で
あり、特に第２図Ｂは第２図Ａの平面図におけるＢ−Ｂ
／断面図の構造を示している。 ｌ・・・・・・リードフレーム、２・・・・・・リード
フレームリード部、３・・・・・・リードフレームアイ
ランド部、４・・・・・・半導体チップ、５・・・・・
・ボンディングワイヤー、６・・・・・・ロー材、７・
・・・・・メッキ層、８・・・・・・Ｆｅ。 Ｎｉ　、Ｃｕ、又はその合金、９・・・・・・フィルム
。 （Ａン （Ｂ） 名　ｆ　図 （Ａ） 劣　？　ロ

Claims (1)

    【特許請求の範囲】
  1. 表面に半導体素子およびこの半導体素子の電極につなが
    ったボンディングワイヤーがそれぞれ接続されたリード
    フレームの裏面に、補強板が貼り付は固定されている事
    を特徴とする半導体装置。
JP57044138A 1982-03-19 1982-03-19 半導体装置 Pending JPS58161352A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57044138A JPS58161352A (ja) 1982-03-19 1982-03-19 半導体装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57044138A JPS58161352A (ja) 1982-03-19 1982-03-19 半導体装置

Publications (1)

Publication Number Publication Date
JPS58161352A true JPS58161352A (ja) 1983-09-24

Family

ID=12683267

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57044138A Pending JPS58161352A (ja) 1982-03-19 1982-03-19 半導体装置

Country Status (1)

Country Link
JP (1) JPS58161352A (ja)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6278751U (ja) * 1985-11-06 1987-05-20
JPS62190858A (ja) * 1986-02-18 1987-08-21 Mitsubishi Electric Corp 半導体装置
JPH08330491A (ja) * 1995-05-27 1996-12-13 Nec Corp 半導体装置

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6278751U (ja) * 1985-11-06 1987-05-20
JPS62190858A (ja) * 1986-02-18 1987-08-21 Mitsubishi Electric Corp 半導体装置
JPH08330491A (ja) * 1995-05-27 1996-12-13 Nec Corp 半導体装置

Similar Documents

Publication Publication Date Title
US6946722B2 (en) Multi-part lead frame with dissimilar materials
JP2569939B2 (ja) 樹脂封止型半導体装置
EP0349549A1 (en) Support assembly for integrated circuits
JPH0831864A (ja) 陽極接合法を用いて製造した電子部品及び電子部品の製造方法
JPH04280462A (ja) リードフレームおよびこのリードフレームを使用した半導体装置
JPH0575006A (ja) リードフレーム及び樹脂封止型半導体装置
JPH03177060A (ja) 半導体装置用リードフレーム
JP2003309241A (ja) リードフレーム部材とリードフレーム部材の製造方法、及び該リードフレーム部材を用いた半導体パッケージとその製造方法
WO1998042022A1 (fr) Dispositif a semiconducteur et procede de fabrication associe
JPS58161352A (ja) 半導体装置
JPS62232948A (ja) リ−ドフレ−ム
EP0723293B1 (en) Semiconductor device with a heat sink and method of producing the heat sink
JPS61150253A (ja) 半導体リ−ドフレ−ム
JPH04155854A (ja) 半導体集積回路装置およびそれに用いるリードフレーム
JP2697743B2 (ja) 樹脂封止型半導体装置
JPH03261153A (ja) 半導体装置用パッケージ
JPS61242051A (ja) 半導体装置
JP2522640B2 (ja) リ―ドフレ―ムおよびリ―ドフレ―ム完成体
JP2552943B2 (ja) 半導体装置
JP2516704B2 (ja) 複合リ―ドフレ―ム
JPH04192450A (ja) 複合リードフレーム
JPH08255865A (ja) 半導体装置およびその製造方法
JPH05291486A (ja) 樹脂封止型半導体装置
JPH09219491A (ja) リードフレーム及び半導体装置
JPS6143456A (ja) 半導体装置