JPS5814644A - クロツク発生回路 - Google Patents

クロツク発生回路

Info

Publication number
JPS5814644A
JPS5814644A JP56113345A JP11334581A JPS5814644A JP S5814644 A JPS5814644 A JP S5814644A JP 56113345 A JP56113345 A JP 56113345A JP 11334581 A JP11334581 A JP 11334581A JP S5814644 A JPS5814644 A JP S5814644A
Authority
JP
Japan
Prior art keywords
counter
output
clock
input
flip
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP56113345A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6367785B2 (enrdf_load_stackoverflow
Inventor
Shoichiro Koizumi
小泉　捷一郎
Akihito Yonehara
米原　明史
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP56113345A priority Critical patent/JPS5814644A/ja
Publication of JPS5814644A publication Critical patent/JPS5814644A/ja
Publication of JPS6367785B2 publication Critical patent/JPS6367785B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Dc Digital Transmission (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
JP56113345A 1981-07-20 1981-07-20 クロツク発生回路 Granted JPS5814644A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56113345A JPS5814644A (ja) 1981-07-20 1981-07-20 クロツク発生回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56113345A JPS5814644A (ja) 1981-07-20 1981-07-20 クロツク発生回路

Publications (2)

Publication Number Publication Date
JPS5814644A true JPS5814644A (ja) 1983-01-27
JPS6367785B2 JPS6367785B2 (enrdf_load_stackoverflow) 1988-12-27

Family

ID=14609887

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56113345A Granted JPS5814644A (ja) 1981-07-20 1981-07-20 クロツク発生回路

Country Status (1)

Country Link
JP (1) JPS5814644A (enrdf_load_stackoverflow)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6197191A (ja) * 1984-10-16 1986-05-15 Matsushita Electric Ind Co Ltd エピ単結晶薄膜の成長方法
JPS63242993A (ja) * 1987-03-30 1988-10-07 Agency Of Ind Science & Technol 分子線結晶成長方法

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6197191A (ja) * 1984-10-16 1986-05-15 Matsushita Electric Ind Co Ltd エピ単結晶薄膜の成長方法
JPS63242993A (ja) * 1987-03-30 1988-10-07 Agency Of Ind Science & Technol 分子線結晶成長方法

Also Published As

Publication number Publication date
JPS6367785B2 (enrdf_load_stackoverflow) 1988-12-27

Similar Documents

Publication Publication Date Title
CN110830041B (zh) 占空比50%的连续整数分频器及包括其的锁相环电路
JPS6243568B2 (enrdf_load_stackoverflow)
JPH0439690B2 (enrdf_load_stackoverflow)
JPH07101847B2 (ja) デジタルフェイズロックドループ装置
US10700669B2 (en) Avoiding very low duty cycles in a divided clock generated by a frequency divider
JPS5814644A (ja) クロツク発生回路
JPH0411051B2 (enrdf_load_stackoverflow)
JPH05259895A (ja) 奇数分周器
KR960013218B1 (ko) 디지탈 피엘엘 기준입력 발생회로
JP2754005B2 (ja) 多相パルス発生回路
JP4000472B2 (ja) 位相比較器
JP2665257B2 (ja) クロック乗せ換え回路
JPH0548432A (ja) １／３分周回路
JPH08149119A (ja) ビット位相同期回路
JPS5915218B2 (ja) 位相ロツクル−プ回路
JPS62227220A (ja) 分周回路
JPH03204251A (ja) クロック同期回路
JPH0749865Y2 (ja) パルス周波数逓倍回路
JPH084223B2 (ja) ディジタル発振器
JPH0522121A (ja) 分周器
JPS60227521A (ja) ２／３分周回路
JPS59208932A (ja) デイジタル位相比較器
JPH10261953A (ja) 奇数分周クロック発生回路
JPH0548437U (ja) 周波数逓倍回路
JPH07101844B2 (ja) 可変分周回路