JPS58127254A - 制御装置のデ−タ検証方式 - Google Patents
制御装置のデ−タ検証方式Info
- Publication number
- JPS58127254A JPS58127254A JP57009270A JP927082A JPS58127254A JP S58127254 A JPS58127254 A JP S58127254A JP 57009270 A JP57009270 A JP 57009270A JP 927082 A JP927082 A JP 927082A JP S58127254 A JPS58127254 A JP S58127254A
- Authority
- JP
- Japan
- Prior art keywords
- data
- area
- memory
- transfer
- backup
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/16—Error detection or correction of the data by redundancy in hardware
- G06F11/1666—Error detection or correction of the data by redundancy in hardware where the redundant component is memory or memory area
- G06F11/167—Error detection by comparing the memory output
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Multi Processors (AREA)
- Safety Devices In Control Systems (AREA)
- Hardware Redundancy (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57009270A JPS58127254A (ja) | 1982-01-23 | 1982-01-23 | 制御装置のデ−タ検証方式 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57009270A JPS58127254A (ja) | 1982-01-23 | 1982-01-23 | 制御装置のデ−タ検証方式 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS58127254A true JPS58127254A (ja) | 1983-07-29 |
| JPS6218059B2 JPS6218059B2 (enExample) | 1987-04-21 |
Family
ID=11715755
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP57009270A Granted JPS58127254A (ja) | 1982-01-23 | 1982-01-23 | 制御装置のデ−タ検証方式 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS58127254A (enExample) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS60157643A (ja) * | 1984-01-26 | 1985-08-17 | Yokogawa Hokushin Electric Corp | 二重化計算機 |
| JP2011024287A (ja) * | 2009-07-13 | 2011-02-03 | Toshiba Mitsubishi-Electric Industrial System Corp | 電力変換装置 |
-
1982
- 1982-01-23 JP JP57009270A patent/JPS58127254A/ja active Granted
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS60157643A (ja) * | 1984-01-26 | 1985-08-17 | Yokogawa Hokushin Electric Corp | 二重化計算機 |
| JP2011024287A (ja) * | 2009-07-13 | 2011-02-03 | Toshiba Mitsubishi-Electric Industrial System Corp | 電力変換装置 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6218059B2 (enExample) | 1987-04-21 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4366535A (en) | Modular signal-processing system | |
| US4466098A (en) | Cross channel circuit for an electronic system having two or more redundant computers | |
| US4941087A (en) | System for bumpless changeover between active units and backup units by establishing rollback points and logging write and read operations | |
| US4959768A (en) | Apparatus for tracking predetermined data for updating a secondary data base | |
| JPS6046737B2 (ja) | プログラム・レベル切替え方式 | |
| EP0055623B1 (en) | Direct memory-access mode for a high-speed memory system | |
| JPS58127254A (ja) | 制御装置のデ−タ検証方式 | |
| KR960014980B1 (ko) | 랜(lan) 감시장치 및 통신절차 감시방법 | |
| SU1734251A1 (ru) | Двухканальна резервированна вычислительна система | |
| JPS5911455A (ja) | 中央演算処理装置の冗長システム | |
| JPS6152495B2 (enExample) | ||
| SU849219A1 (ru) | Система обработки данных | |
| SU1451712A1 (ru) | Адаптивна система обработки данных | |
| JP2778344B2 (ja) | 複数プロセッサシステム | |
| JPH04257042A (ja) | メモリの診断方法 | |
| JPS61134856A (ja) | Ramチエツク回路 | |
| SU520592A1 (ru) | Устройство дл управлени каналами | |
| JPS59188757A (ja) | アドレス記憶制御装置 | |
| JPS6074052A (ja) | ヒストリ・メモリ制御方式 | |
| JPS6127778B2 (enExample) | ||
| SU1035596A2 (ru) | Устройство дл сопр жени двух вычислительных машин | |
| JPS62249250A (ja) | 記憶装置 | |
| JPS6351303B2 (enExample) | ||
| JPH11265321A (ja) | 障害復旧方法、中央処理装置及び中央処理システム | |
| JPH0137769B2 (enExample) |