JPS581234A - 端末制御方式 - Google Patents

端末制御方式

Info

Publication number
JPS581234A
JPS581234A JP56099270A JP9927081A JPS581234A JP S581234 A JPS581234 A JP S581234A JP 56099270 A JP56099270 A JP 56099270A JP 9927081 A JP9927081 A JP 9927081A JP S581234 A JPS581234 A JP S581234A
Authority
JP
Japan
Prior art keywords
instruction
line
processing device
terminal
processing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP56099270A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6148187B2 (enrdf_load_html_response
Inventor
Noboru Yamamoto
昇 山本
Shigeru Hashimoto
繁 橋本
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP56099270A priority Critical patent/JPS581234A/ja
Publication of JPS581234A publication Critical patent/JPS581234A/ja
Publication of JPS6148187B2 publication Critical patent/JPS6148187B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10—Program control for peripheral devices
    • G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
    • G06F13/122—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware performs an I/O function other than control of data transfer

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Small-Scale Networks (AREA)
  • Maintenance And Management Of Digital Transmission (AREA)
  • Debugging And Monitoring (AREA)
JP56099270A 1981-06-26 1981-06-26 端末制御方式 Granted JPS581234A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56099270A JPS581234A (ja) 1981-06-26 1981-06-26 端末制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56099270A JPS581234A (ja) 1981-06-26 1981-06-26 端末制御方式

Publications (2)

Publication Number Publication Date
JPS581234A true JPS581234A (ja) 1983-01-06
JPS6148187B2 JPS6148187B2 (enrdf_load_html_response) 1986-10-23

Family

ID=14242987

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56099270A Granted JPS581234A (ja) 1981-06-26 1981-06-26 端末制御方式

Country Status (1)

Country Link
JP (1) JPS581234A (enrdf_load_html_response)

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5393739A (en) * 1977-01-27 1978-08-17 Mitsubishi Electric Corp Connecting system for peripheral equipment

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5393739A (en) * 1977-01-27 1978-08-17 Mitsubishi Electric Corp Connecting system for peripheral equipment

Also Published As

Publication number Publication date
JPS6148187B2 (enrdf_load_html_response) 1986-10-23

Similar Documents

Publication Publication Date Title
KR100456180B1 (ko) 주변 기기 및 그 제어 방법
EP0136560A2 (en) Loosely coupled multiprocessor system capable of transferring a control signal set by the use of a common memory
US5724609A (en) Apparatus for transfer-controlling data by direct memory access
JPS581234A (ja) 端末制御方式
JPS633351B2 (enrdf_load_html_response)
JPH0283649A (ja) バス監視方式
JPS597971B2 (ja) 入出力装置の制御方式
JP2533886B2 (ja) デ―タ転送方式
JPH0143336B2 (enrdf_load_html_response)
JPS60178555A (ja) 共通バス障害検知方式
JP2573790B2 (ja) 転送制御装置
JPS6161432B2 (enrdf_load_html_response)
JPS599324Y2 (ja) マルチプロセツサ装置
JPH0229456Y2 (enrdf_load_html_response)
JPS63280364A (ja) デ−タ転送制御方式
JPS61260351A (ja) マルチプロセサ装置
JPS6378257A (ja) 入出力制御装置
JPS616755A (ja) デ−タ転送方式
JPS59212948A (ja) マイクロコンピユ−タの異常検知装置
JPH0521458B2 (enrdf_load_html_response)
JPS59194239A (ja) デ−タ印字方式
JPS5820058B2 (ja) デ−タ先行読出し方式
JPS5916036A (ja) 入出力制御装置
JPH04152448A (ja) インタフェース変換方法およびインタフェース変換装置
JPH07107674B2 (ja) 端末装置の故障検出方式