JPS58114444A - 半導体装置 - Google Patents
半導体装置Info
- Publication number
- JPS58114444A JPS58114444A JP56213989A JP21398981A JPS58114444A JP S58114444 A JPS58114444 A JP S58114444A JP 56213989 A JP56213989 A JP 56213989A JP 21398981 A JP21398981 A JP 21398981A JP S58114444 A JPS58114444 A JP S58114444A
- Authority
- JP
- Japan
- Prior art keywords
- package
- pads
- short circuit
- chip
- auxiliary
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49838—Geometry or layout
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4911—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
Landscapes
- Physics & Mathematics (AREA)
- Geometry (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Die Bonding (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56213989A JPS58114444A (ja) | 1981-12-26 | 1981-12-26 | 半導体装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56213989A JPS58114444A (ja) | 1981-12-26 | 1981-12-26 | 半導体装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS58114444A true JPS58114444A (ja) | 1983-07-07 |
JPS649734B2 JPS649734B2 (enrdf_load_stackoverflow) | 1989-02-20 |
Family
ID=16648405
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP56213989A Granted JPS58114444A (ja) | 1981-12-26 | 1981-12-26 | 半導体装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS58114444A (enrdf_load_stackoverflow) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH02196448A (ja) * | 1989-01-25 | 1990-08-03 | Nec Corp | 半導体装置 |
US5504373A (en) * | 1993-05-14 | 1996-04-02 | Samsung Electronics Co., Ltd. | Semiconductor memory module |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS53108369A (en) * | 1977-03-04 | 1978-09-21 | Hitachi Ltd | Electronic components |
-
1981
- 1981-12-26 JP JP56213989A patent/JPS58114444A/ja active Granted
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS53108369A (en) * | 1977-03-04 | 1978-09-21 | Hitachi Ltd | Electronic components |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH02196448A (ja) * | 1989-01-25 | 1990-08-03 | Nec Corp | 半導体装置 |
US5504373A (en) * | 1993-05-14 | 1996-04-02 | Samsung Electronics Co., Ltd. | Semiconductor memory module |
Also Published As
Publication number | Publication date |
---|---|
JPS649734B2 (enrdf_load_stackoverflow) | 1989-02-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6297547B1 (en) | Mounting multiple semiconductor dies in a package | |
US6175149B1 (en) | Mounting multiple semiconductor dies in a package | |
KR940007649B1 (ko) | 반도체 패키지 | |
KR950030323A (ko) | 반도체 장치와 반도체 장치의 생산방법 및 반도체 모듈 | |
KR890007410A (ko) | 반도체 장치 | |
US5760467A (en) | Semiconductor device lead frame having sunk die pad portions | |
JPS58114444A (ja) | 半導体装置 | |
JPH0582582A (ja) | 半導体装置 | |
US9299646B1 (en) | Lead frame with power and ground bars | |
JPH06232196A (ja) | 半導体装置 | |
JPS6028256A (ja) | 半導体装置 | |
JPS59175145A (ja) | リ−ドフレ−ム | |
JP3134445B2 (ja) | 樹脂封止型半導体装置 | |
KR950003908B1 (ko) | 반도체 리드 프레임 | |
KR200169976Y1 (ko) | 반도체 패키지 | |
KR0152950B1 (ko) | 반도체 패키지용 리드 프레임 | |
JPS62119933A (ja) | 集積回路装置 | |
KR0132403Y1 (ko) | 반도체 패키지 | |
JPS61240644A (ja) | 半導体装置 | |
JPH0645514A (ja) | 混成集積回路 | |
JPH07106462A (ja) | 半導体装置 | |
JPH0637234A (ja) | 半導体装置 | |
JPS621239A (ja) | 半導体装置 | |
JPH01205457A (ja) | システム化半導体装置 | |
JPH02156662A (ja) | 樹脂封止型半導体装置 |