JPS5789105A - Timer device - Google Patents
Timer deviceInfo
- Publication number
- JPS5789105A JPS5789105A JP16731680A JP16731680A JPS5789105A JP S5789105 A JPS5789105 A JP S5789105A JP 16731680 A JP16731680 A JP 16731680A JP 16731680 A JP16731680 A JP 16731680A JP S5789105 A JPS5789105 A JP S5789105A
- Authority
- JP
- Japan
- Prior art keywords
- output
- circuit
- address
- counter
- period
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
- G05B19/00—Programme-control systems
- G05B19/02—Programme-control systems electric
- G05B19/04—Programme control other than numerical control, i.e. in sequence controllers or logic controllers
- G05B19/07—Programme control other than numerical control, i.e. in sequence controllers or logic controllers where the programme is defined in the fixed connection of electrical elements, e.g. potentiometers, counters, transistors
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Automation & Control Theory (AREA)
Abstract
PURPOSE:To decrease the number of circuit elements even in case when a number of timers are required, by previously storing N types of preset data and start flags in a storage circuit. CONSTITUTION:The data of an address (i) in a start flag storage region 10a is read in the first period and set to a start flag storage circuit 4. At the same time, the numerical data of an address (i) in a count value storage region 10b is read and set to a subtractor counter 6. In the next period, an output of a decoder 15c is set at a high level, and an AND gate 14 allows the passing of the clock sent from a clock input terminal only for this period. Thus the counter 6 receives the subtraction of 1. This action is repeated to set the contents of the counter to 0, and accordingly the output of a time-up detecting circuit 7 is set at a high level to be stored in an ON flag storage circuit 8. In this case, the other output of the decoder 15c is set at a low level and in a write mode, and the output of the circuit 8 is written into an address (i) in an ON flag region 10c.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP16731680A JPS5789105A (en) | 1980-11-25 | 1980-11-25 | Timer device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP16731680A JPS5789105A (en) | 1980-11-25 | 1980-11-25 | Timer device |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS5789105A true JPS5789105A (en) | 1982-06-03 |
Family
ID=15847483
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP16731680A Pending JPS5789105A (en) | 1980-11-25 | 1980-11-25 | Timer device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5789105A (en) |
-
1980
- 1980-11-25 JP JP16731680A patent/JPS5789105A/en active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5789105A (en) | Timer device | |
JPS5447438A (en) | Control system for scratch memory | |
Riordan | A recurrence for permutations without rising or falling successions | |
JPS5644908A (en) | Plant data recording device | |
JPS5629724A (en) | Information processor | |
JPS5542091A (en) | Method and device for storing and indicating reservation data for timer | |
JPS5616894A (en) | Electronic timer unit | |
JPS5684585A (en) | Time-setting method | |
JPS5719857A (en) | Data compression storage device | |
JPS57109055A (en) | Readout control system for microinstruction | |
JPS5654646A (en) | Control circuit of tape recorder | |
JPS5618787A (en) | Time counting system | |
JPS5538683A (en) | Mass-storage static shift register | |
JPS56164421A (en) | Operating processor | |
JPS57195374A (en) | Sequential access storage device | |
JPS5616251A (en) | Tracer for logical operation | |
JPS57117008A (en) | Electronic apparatus | |
JPS56103743A (en) | Microprogram controller | |
JPS56145402A (en) | Sequence controller | |
JPS5773695A (en) | Electronic timepiece with counter | |
JPS56140598A (en) | Error control system of memory device | |
JPS56108146A (en) | Clocking device | |
JPS55162156A (en) | Data processor | |
JPS5614358A (en) | Operation log storing system | |
JPS5528142A (en) | Control unit |