JPS5629724A - Information processor - Google Patents
Information processorInfo
- Publication number
- JPS5629724A JPS5629724A JP10423279A JP10423279A JPS5629724A JP S5629724 A JPS5629724 A JP S5629724A JP 10423279 A JP10423279 A JP 10423279A JP 10423279 A JP10423279 A JP 10423279A JP S5629724 A JPS5629724 A JP S5629724A
- Authority
- JP
- Japan
- Prior art keywords
- cpu10
- power supply
- rom11
- data
- fet9
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Direct Current Feeding And Distribution (AREA)
- Power Sources (AREA)
Abstract
PURPOSE: To secure the holding of the data with the low power consumption and with no increment of the number of terminals, by having such a sonstitution in that the power supply is stopped to both the CPU and the memory part by opening the switch when the CPU completes the program process.
CONSTITUTION: When the CPU10 starts the operation, the operation start signal is supplied to the FF8 through the external terminal 6. And then the FET9 is closed to supply the power to both the CPU10 and the ROM11. When the CPU10 completes its operation, the reset signal 13 is generated within the CPU10 for the FF8. And the FET9 is cut off by the reset of the FF8 to stop the power supply to the CPU10 and the ROM11. On the other hand, the power supply is still continued to the RAM12 at this moment, and thus the data can be held even with the voltage of a low level. In case the interruption control signal 6 is supplied from outside at this moment, the FF8 is set to start again the power supply to the CPU10 and the ROM11. Thus the CPU10 is actuated. In such way, the data of the RAM12 can be held even with the voltage of a low level and without providing two units of the power supply terminal which are so far required.
COPYRIGHT: (C)1981,JPO&Japio
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP10423279A JPS5629724A (en) | 1979-08-15 | 1979-08-15 | Information processor |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP10423279A JPS5629724A (en) | 1979-08-15 | 1979-08-15 | Information processor |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS5629724A true JPS5629724A (en) | 1981-03-25 |
Family
ID=14375208
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP10423279A Pending JPS5629724A (en) | 1979-08-15 | 1979-08-15 | Information processor |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5629724A (en) |
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5858625A (en) * | 1981-09-30 | 1983-04-07 | Matsushita Electric Ind Co Ltd | Electric power saving electronic apparatus |
| JPS5957315A (en) * | 1982-09-27 | 1984-04-02 | Nec Corp | Control system of processing request signal |
| JPS59220574A (en) * | 1983-05-31 | 1984-12-12 | 松下電工株式会社 | Cpu speeding preventing system in electronic lock system |
| JPS62103766A (en) * | 1985-10-30 | 1987-05-14 | Omron Tateisi Electronics Co | Card certifying terminal device |
| JPH01173897U (en) * | 1988-05-13 | 1989-12-11 |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS4940838A (en) * | 1972-08-25 | 1974-04-17 |
-
1979
- 1979-08-15 JP JP10423279A patent/JPS5629724A/en active Pending
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS4940838A (en) * | 1972-08-25 | 1974-04-17 |
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5858625A (en) * | 1981-09-30 | 1983-04-07 | Matsushita Electric Ind Co Ltd | Electric power saving electronic apparatus |
| JPS5957315A (en) * | 1982-09-27 | 1984-04-02 | Nec Corp | Control system of processing request signal |
| JPS59220574A (en) * | 1983-05-31 | 1984-12-12 | 松下電工株式会社 | Cpu speeding preventing system in electronic lock system |
| JPS62103766A (en) * | 1985-10-30 | 1987-05-14 | Omron Tateisi Electronics Co | Card certifying terminal device |
| JPH01173897U (en) * | 1988-05-13 | 1989-12-11 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS5326539A (en) | Data exchenge system | |
| JPS5629724A (en) | Information processor | |
| JPS55138106A (en) | Coefficient setting system | |
| JPS5336439A (en) | Information processor | |
| JPS55129818A (en) | Error processing system in terminal unit | |
| JPS5326632A (en) | Common memory control unit | |
| JPS52140243A (en) | Information processing unit containing use | |
| JPS5317046A (en) | Program writing system | |
| JPS5543361A (en) | Instantaneous service interruption holding circuit for combustion device | |
| JPS5536718A (en) | Level display unit | |
| JPS6455652A (en) | Data processor | |
| JPS54123838A (en) | Memory address control unit for data processor | |
| JPS5368944A (en) | Clock conroller | |
| JPS559263A (en) | System operation system | |
| JPS5414647A (en) | Signal processor | |
| JPS53135682A (en) | Operation state display system | |
| JPS5368138A (en) | Interrupt priority determining circuit | |
| JPS57197653A (en) | Control device of microprogram | |
| JPS5374857A (en) | Data processor | |
| JPS5636725A (en) | Initialization system of nonvolatile memory | |
| JPS52133738A (en) | Caluculation control system | |
| JPS5330243A (en) | Arithmetic processor | |
| JPS5533229A (en) | Status control system of miniature electronic computer | |
| JPS5729991A (en) | Timer device | |
| JPS5624592A (en) | Time setting system |