JPS56108146A - Clocking device - Google Patents

Clocking device

Info

Publication number
JPS56108146A
JPS56108146A JP1038180A JP1038180A JPS56108146A JP S56108146 A JPS56108146 A JP S56108146A JP 1038180 A JP1038180 A JP 1038180A JP 1038180 A JP1038180 A JP 1038180A JP S56108146 A JPS56108146 A JP S56108146A
Authority
JP
Japan
Prior art keywords
processor
contents
counter
clocking device
arrival
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1038180A
Other languages
Japanese (ja)
Inventor
Toshihiro Sakai
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP1038180A priority Critical patent/JPS56108146A/en
Publication of JPS56108146A publication Critical patent/JPS56108146A/en
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/48—Program initiating; Program switching, e.g. by interrupt
    • G06F9/4806—Task transfer initiation or dispatching
    • G06F9/4812—Task transfer initiation or dispatching by interrupt, e.g. masked
    • G06F9/4825—Interrupt from clock, e.g. time of day

Abstract

PURPOSE:To reduce the load of a processor, by installing a clocking device outside the processor and thus informing the arrival at the set time to the processor from the clocking device. CONSTITUTION:The present time counter 18 in the clocking device 12 is counted up by the +1 circuit to show the present time. The address counter 20 reads the contents of an information holding memory, and the read-out set time information is compared with the contents of the counter 18 through the comparator 23. In case the contents of the counter 18 is identical to or larger than the read-out time information, the output of the circuit 23 becomes 1. Thus the AND gate 24 is controlled to set the contents of the counter 20 to the arrival time information holding memory 25. At this moment, the interruption control part 26 is started to produce an interruption to the processor 10. The processor 10 reads the contents of the register 25 after receiving the interruption. Thus the processor recognizes the arrival of the set time and then performs the necessary process by changing the flow of program.
JP1038180A 1980-01-31 1980-01-31 Clocking device Pending JPS56108146A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1038180A JPS56108146A (en) 1980-01-31 1980-01-31 Clocking device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1038180A JPS56108146A (en) 1980-01-31 1980-01-31 Clocking device

Publications (1)

Publication Number Publication Date
JPS56108146A true JPS56108146A (en) 1981-08-27

Family

ID=11748542

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1038180A Pending JPS56108146A (en) 1980-01-31 1980-01-31 Clocking device

Country Status (1)

Country Link
JP (1) JPS56108146A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60114942A (en) * 1983-11-25 1985-06-21 Sharp Corp Device for multi-task control
JPS63136233A (en) * 1986-11-28 1988-06-08 Fujitsu Ltd Schedule system for timer service utilization process

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60114942A (en) * 1983-11-25 1985-06-21 Sharp Corp Device for multi-task control
JPS63136233A (en) * 1986-11-28 1988-06-08 Fujitsu Ltd Schedule system for timer service utilization process

Similar Documents

Publication Publication Date Title
JPS52122786A (en) Sequence controlling system
JPS56108146A (en) Clocking device
JPS5741739A (en) Program renewal control system
JPS5719822A (en) Information processor
JPS54100635A (en) Information processor
JPS56108125A (en) Access device
JPS5750060A (en) Memory controlling circuit
JPS56168254A (en) Advance control system for input/output control unit
JPS57161921A (en) Signal processing system
JPS55134381A (en) Electronic watch
JPS5755453A (en) Timer device
JPS56103743A (en) Microprogram controller
JPS5644942A (en) Information processing unit
JPS54137942A (en) Home computer with timer
JPS5734253A (en) Brunch instruction controlling circuit
JPS56159887A (en) Buffer memory circuit
JPS573156A (en) Central processing device
JPS5652429A (en) Interface circuit of input/output device
JPS54127248A (en) Arithmetic controller
JPS5785162A (en) Picture memory access control system
JPS5769308A (en) Scan-type programmable logic controller
JPS57197653A (en) Control device of microprogram
JPS5776642A (en) Bus monitoring circuit for microprocessor
JPS57143606A (en) Scanning type programmable controller
JPS56114026A (en) Data processor