JPS5776625A - Queuing control system - Google Patents

Queuing control system

Info

Publication number
JPS5776625A
JPS5776625A JP55153197A JP15319780A JPS5776625A JP S5776625 A JPS5776625 A JP S5776625A JP 55153197 A JP55153197 A JP 55153197A JP 15319780 A JP15319780 A JP 15319780A JP S5776625 A JPS5776625 A JP S5776625A
Authority
JP
Japan
Prior art keywords
terminal
equipment
central controller
address
buses
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP55153197A
Other languages
Japanese (ja)
Other versions
JPS6046463B2 (en
Inventor
Mitsuo Suzuki
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP55153197A priority Critical patent/JPS6046463B2/en
Publication of JPS5776625A publication Critical patent/JPS5776625A/en
Publication of JPS6046463B2 publication Critical patent/JPS6046463B2/en
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4221—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being an input/output bus, e.g. ISA bus, EISA bus, PCI bus, SCSI bus
    • G06F13/4226—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being an input/output bus, e.g. ISA bus, EISA bus, PCI bus, SCSI bus with asynchronous protocol

Abstract

PURPOSE:To eliminate the ineffective time of a central controller by detecting a latency time that a terminal equipments requires while a cnetral processor does not execute an input-output equipment control instruction, and by storing the latency time value in every terminal equipment. CONSTITUTION:A central controller 300 is connected to terminal equipments 310- 31n via terminal-equipment address generation buses TA0-TA7, and a terminal- equipment address coincidence answer bus ANS. When the central controller 300 outputs an equipment address coincident with a terminal-equipment address onto the buses TA0-TA7 through internal processing, only a terminal equipment corresponding to the address outputs answer information to the central controller 300 through the bus ANS. Then, an input-equipment control instruction is passed through an IN, and an output equipment control instruction through an OUT, and addresses A0-A7, and data D0-D7 are passed through the respective buses to control respective terminal equipments 310-31n.
JP55153197A 1980-10-31 1980-10-31 Waiting control method Expired JPS6046463B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP55153197A JPS6046463B2 (en) 1980-10-31 1980-10-31 Waiting control method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP55153197A JPS6046463B2 (en) 1980-10-31 1980-10-31 Waiting control method

Publications (2)

Publication Number Publication Date
JPS5776625A true JPS5776625A (en) 1982-05-13
JPS6046463B2 JPS6046463B2 (en) 1985-10-16

Family

ID=15557157

Family Applications (1)

Application Number Title Priority Date Filing Date
JP55153197A Expired JPS6046463B2 (en) 1980-10-31 1980-10-31 Waiting control method

Country Status (1)

Country Link
JP (1) JPS6046463B2 (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5917623A (en) * 1982-07-21 1984-01-28 Matsushita Electric Ind Co Ltd Device for detecting mounting state of printed board
JPS59202531A (en) * 1983-05-02 1984-11-16 Hitachi Ltd Unit for processing information capable of changing machine cycle time
JPS60222946A (en) * 1984-04-20 1985-11-07 Fujitsu Ltd Check system of channel mounting

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62127056U (en) * 1986-02-05 1987-08-12
JPS63203448A (en) * 1987-02-17 1988-08-23 Toshihiko Iwatani Electronic alarm lock device for automobile
JPS63219452A (en) * 1987-03-07 1988-09-13 Fumio Hayakawa Antishift device for vehicle
JPS6430859A (en) * 1987-07-24 1989-02-01 Yazaki Corp Theft-proof device for automobile

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5917623A (en) * 1982-07-21 1984-01-28 Matsushita Electric Ind Co Ltd Device for detecting mounting state of printed board
JPS59202531A (en) * 1983-05-02 1984-11-16 Hitachi Ltd Unit for processing information capable of changing machine cycle time
JPS60222946A (en) * 1984-04-20 1985-11-07 Fujitsu Ltd Check system of channel mounting

Also Published As

Publication number Publication date
JPS6046463B2 (en) 1985-10-16

Similar Documents

Publication Publication Date Title
AU585076B2 (en) Interrupt handling in a multiprocessor computing system
CA2019299A1 (en) Multiprocessor system with multiple instruction sources
EP0287295A3 (en) Multiple i/o bus virtual broadcast of programmed i/o instructions
JPS5776625A (en) Queuing control system
JPS56114063A (en) Multiprocessor
MY116719A (en) Using intelligent bridges with pico-code to improve interrupt response
GB1535185A (en) Multiprocessor data processing system peripheral equipment access unit
JPS5680722A (en) Interprocessor control system
JPS56166568A (en) Information processor
JPS57113144A (en) Stored program computer
JPS5640391A (en) Multiprocessor control system
EP0278263A3 (en) Multiple bus dma controller
JPS56135266A (en) Data processing system
JPS57125430A (en) Address designating device of data processing device
JPS57130278A (en) Storage device
JPS5759220A (en) Data transfer system
JPS6410377A (en) Inter-module communication system
JPS57139833A (en) Interruption controlling circuit
JPS575143A (en) Communicating method of multimicroprocessor system
JPS5734263A (en) Simple multiprocessor system
JPS57174723A (en) Bus load controlling system
JPS5750046A (en) Data transmission system
JPS55153022A (en) Transmission system for input-output signal
JPS57114966A (en) Computer system
JPS55108068A (en) Memory control system