JPS5774891A - Logical circuit - Google Patents
Logical circuitInfo
- Publication number
- JPS5774891A JPS5774891A JP55149775A JP14977580A JPS5774891A JP S5774891 A JPS5774891 A JP S5774891A JP 55149775 A JP55149775 A JP 55149775A JP 14977580 A JP14977580 A JP 14977580A JP S5774891 A JPS5774891 A JP S5774891A
- Authority
- JP
- Japan
- Prior art keywords
- word address
- test
- memory
- readout
- word
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
- G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
Landscapes
- Techniques For Improving Reliability Of Storages (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
- For Increasing The Reliability Of Semiconductor Memories (AREA)
Abstract
PURPOSE:To perform the forming of test data and the test quickly and easily, by taking only the word address specific to the memory section as the objective of write-in and readout, at the via a control gate. CONSTITUTION:In testing a memory 3 having a plurality of storage locations indicated with a word address, a control signal 10 is a low level and the output of each AND gate of a control circuit 11 is all zero. Thus, even if various word addresses 6 are applied from the 1st logical section 2, a word address 6' accessing the memory 3 is taken as a specific word address in which each bit is all zero at test. As a result, the forming of test data and the test by write-in and readout having a plurality of storage locations indicated with the word address of a logical circuit can be made quickly and easily.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP55149775A JPS5774891A (en) | 1980-10-24 | 1980-10-24 | Logical circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP55149775A JPS5774891A (en) | 1980-10-24 | 1980-10-24 | Logical circuit |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS5774891A true JPS5774891A (en) | 1982-05-11 |
Family
ID=15482450
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP55149775A Pending JPS5774891A (en) | 1980-10-24 | 1980-10-24 | Logical circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5774891A (en) |
-
1980
- 1980-10-24 JP JP55149775A patent/JPS5774891A/en active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS57111893A (en) | Relieving system of defective memory | |
JPS573298A (en) | Memory integrated circuit | |
JPS5774891A (en) | Logical circuit | |
JPS57117198A (en) | Memory system with parity | |
JPS5577083A (en) | Semiconductor memory unit | |
JPS578980A (en) | Memory device | |
JPS5616980A (en) | Write-in system of one-bit of memory | |
JPS55163697A (en) | Memory device | |
JPS57208697A (en) | Semiconductor storage device | |
JPS5774889A (en) | Associative memory device | |
JPS57182247A (en) | Buffer memory device | |
JPS57105892A (en) | Rewritable non-volatile semiconductor storage device | |
JPS56159885A (en) | Storage device | |
JPS57127981A (en) | Digital signal storage device | |
JPS5736488A (en) | Memory controller | |
JPS57176464A (en) | Data transfer system | |
JPS5798197A (en) | Multiplexing memory device | |
GB1529530A (en) | Associative read/write memory | |
JPS56130893A (en) | Associative memory device | |
JPS57111474A (en) | Test system for memory printed board | |
JPS56153596A (en) | Mass storage device | |
JPS5538683A (en) | Mass-storage static shift register | |
JPS56165997A (en) | Parity check system for storage device | |
JPS5719860A (en) | Memory control system | |
JPS5794991A (en) | Diagnosing method for cash memory |