JPS5744289A - Memory control system - Google Patents

Memory control system

Info

Publication number
JPS5744289A
JPS5744289A JP55118599A JP11859980A JPS5744289A JP S5744289 A JPS5744289 A JP S5744289A JP 55118599 A JP55118599 A JP 55118599A JP 11859980 A JP11859980 A JP 11859980A JP S5744289 A JPS5744289 A JP S5744289A
Authority
JP
Japan
Prior art keywords
signal
circuit
internal
generated
request signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP55118599A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6137706B2 (enrdf_load_stackoverflow
Inventor
Toyoshi Yamada
Yutaka Kamiyanagi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP55118599A priority Critical patent/JPS5744289A/ja
Publication of JPS5744289A publication Critical patent/JPS5744289A/ja
Publication of JPS6137706B2 publication Critical patent/JPS6137706B2/ja
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C11/00Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/406Management or control of the refreshing or charge-regeneration cycles

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Memory System (AREA)
JP55118599A 1980-08-28 1980-08-28 Memory control system Granted JPS5744289A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP55118599A JPS5744289A (en) 1980-08-28 1980-08-28 Memory control system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP55118599A JPS5744289A (en) 1980-08-28 1980-08-28 Memory control system

Publications (2)

Publication Number Publication Date
JPS5744289A true JPS5744289A (en) 1982-03-12
JPS6137706B2 JPS6137706B2 (enrdf_load_stackoverflow) 1986-08-25

Family

ID=14740553

Family Applications (1)

Application Number Title Priority Date Filing Date
JP55118599A Granted JPS5744289A (en) 1980-08-28 1980-08-28 Memory control system

Country Status (1)

Country Link
JP (1) JPS5744289A (enrdf_load_stackoverflow)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59117782A (ja) * 1982-12-24 1984-07-07 Nec Corp 記憶装置リフレツシユ制御方式
JPS62209606A (ja) * 1986-02-17 1987-09-14 Fujitsu Ltd 主記憶装置タイミング作成方式

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59117782A (ja) * 1982-12-24 1984-07-07 Nec Corp 記憶装置リフレツシユ制御方式
JPS62209606A (ja) * 1986-02-17 1987-09-14 Fujitsu Ltd 主記憶装置タイミング作成方式

Also Published As

Publication number Publication date
JPS6137706B2 (enrdf_load_stackoverflow) 1986-08-25

Similar Documents

Publication Publication Date Title
JPS5557181A (en) Electronic watch
JPS57174755A (en) 1-chip microprocessor
JPS57123455A (en) Instruction executing device
JPS5744289A (en) Memory control system
JPS5668990A (en) Memory circuit
JPS54130841A (en) Address generator
JPS558166A (en) Data transmission system
JPS5291352A (en) 2-phase clock circuit
JPS53111247A (en) Control system for memory unit
JPS5641573A (en) Access system of memory circuit
JPH0365328U (enrdf_load_stackoverflow)
JPS5362943A (en) Memory control system
JPS5257760A (en) Phase lock loop circuit
SU712943A1 (ru) Устройство дл управлени чейкой регистра
JPS5619600A (en) Error correction system
JPS53141008A (en) Digital signal processor
JPS5370415A (en) Synchronizing circuit for magnetic memory
JPS5454511A (en) Frame phase synchronism circuit
JPS5287347A (en) Synchronous pulse gate circuit
JPS5584089A (en) Memory access control system
JPS5773552A (en) In-step synchronism type receiving circuit
JPS5313469A (en) Electronic timepiece
JPS553265A (en) Reception timing device for digital code
JPS5472928A (en) Memory controller
JPS5455115A (en) Phase synchronous system