JPS5760588A - Memory controller - Google Patents
Memory controllerInfo
- Publication number
- JPS5760588A JPS5760588A JP55134079A JP13407980A JPS5760588A JP S5760588 A JPS5760588 A JP S5760588A JP 55134079 A JP55134079 A JP 55134079A JP 13407980 A JP13407980 A JP 13407980A JP S5760588 A JPS5760588 A JP S5760588A
- Authority
- JP
- Japan
- Prior art keywords
- refresh
- memory
- memstart
- delay
- sent
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/406—Management or control of the refreshing or charge-regeneration cycles
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
Abstract
PURPOSE:To prevent the delay of memory cycle and at the same time to realize a long-time initialize from outside, by subjecting a refresh control circuit to a DMA function and also synchronizing the external clear signal. CONSTITUTION:An access is given to a memory 22 according to the MEMSTART sent from a CPU21 based on the DMAREQ sent from a DMA device 23. At the same time, a control part A24 that forms a refresh control circuit is also started. The DMA device 23 according to a refresh clock is subjected to an apparent functional operation via a refresh counter of the part A24, therefore the memory 22 is refreshed by the REFMODE without competing against the MEMSTART. Accordingly, a racing circuit can be eliminated to prevent the delay of the memory cycle. On the other hand, the external CLEAR signal is synchronized with the refresh clock through a control part B25 to clear the CPU21. Thus the refresh is carried out writhout fail.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP55134079A JPS5760588A (en) | 1980-09-26 | 1980-09-26 | Memory controller |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP55134079A JPS5760588A (en) | 1980-09-26 | 1980-09-26 | Memory controller |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS5760588A true JPS5760588A (en) | 1982-04-12 |
Family
ID=15119902
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP55134079A Pending JPS5760588A (en) | 1980-09-26 | 1980-09-26 | Memory controller |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5760588A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS60182598A (en) * | 1984-02-27 | 1985-09-18 | インタ−ナショナル ビジネス マシ−ンズ コ−ポレ−ション | Memory refresh system |
US5694619A (en) * | 1993-09-20 | 1997-12-02 | Fujitsu Limited | System for exclusively controlling access of a semiconductor memory module using a backup memory and compression and decompression techniques |
-
1980
- 1980-09-26 JP JP55134079A patent/JPS5760588A/en active Pending
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS60182598A (en) * | 1984-02-27 | 1985-09-18 | インタ−ナショナル ビジネス マシ−ンズ コ−ポレ−ション | Memory refresh system |
US5694619A (en) * | 1993-09-20 | 1997-12-02 | Fujitsu Limited | System for exclusively controlling access of a semiconductor memory module using a backup memory and compression and decompression techniques |
US5925111A (en) * | 1993-09-20 | 1999-07-20 | Fujitsu, Limited | System for alotting logical path number to logical interfaces and permitting logical interface to access selected I/O using logical path number when selected I/O is not in use |
US6338101B1 (en) | 1993-09-20 | 2002-01-08 | Fujitsu Limited | Memory initialization method for volatile memory |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0126163A4 (en) | Controller with status display unit. | |
JPS57117168A (en) | Memory circuit | |
GB1266933A (en) | ||
JPS5464941A (en) | Weight generator circuit | |
JPS5760588A (en) | Memory controller | |
JPS5358736A (en) | Input/output control system for mos dynamic random access memory | |
JPS5397339A (en) | Buffer device featuring parallel delivering of serial picture signal input | |
JPS5235537A (en) | Mos memory unit | |
JPS5483726A (en) | Memory access processing system of data processing system | |
JPS5440049A (en) | Information process system | |
JPS5345942A (en) | Memory unit | |
JPS5543422A (en) | Electronic timer | |
JPS5421880A (en) | Electronic alarm watch | |
JPS5329480A (en) | Program controller | |
JPS53118948A (en) | Synchronizing unit | |
JPS57198595A (en) | Dynamic memory driving circuit | |
JPS52140246A (en) | Information processing unit | |
JPS52119037A (en) | Memory device | |
JPS56119992A (en) | Dynamic type fixed memory device | |
JPS5426771A (en) | Clock circuit | |
JPS55154819A (en) | Synchronizing signal generating circuit | |
JPS6421791A (en) | System controller | |
JPS5239326A (en) | Control unit | |
JPS5694294A (en) | Program timer device | |
JPS52149405A (en) | Data pulse fetch circuit |