JPS5736408A - Hidokishikideetabatsufuamemorisochi - Google Patents

Hidokishikideetabatsufuamemorisochi

Info

Publication number
JPS5736408A
JPS5736408A JP10966680A JP10966680A JPS5736408A JP S5736408 A JPS5736408 A JP S5736408A JP 10966680 A JP10966680 A JP 10966680A JP 10966680 A JP10966680 A JP 10966680A JP S5736408 A JPS5736408 A JP S5736408A
Authority
JP
Japan
Prior art keywords
supplied
output
input
signal
memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP10966680A
Other languages
English (en)
Inventor
Seiichiro Iwase
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sony Corp
Original Assignee
Sony Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sony Corp filed Critical Sony Corp
Priority to JP10966680A priority Critical patent/JPS5736408A/ja
Publication of JPS5736408A publication Critical patent/JPS5736408A/ja
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
    • G06F5/06—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor
    • G06F5/10—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor having a sequence of storage locations each being individually accessible for both enqueue and dequeue operations, e.g. using random access memory

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Signal Processing For Digital Recording And Reproducing (AREA)
JP10966680A 1980-08-08 1980-08-08 Hidokishikideetabatsufuamemorisochi Pending JPS5736408A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP10966680A JPS5736408A (ja) 1980-08-08 1980-08-08 Hidokishikideetabatsufuamemorisochi

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP10966680A JPS5736408A (ja) 1980-08-08 1980-08-08 Hidokishikideetabatsufuamemorisochi

Publications (1)

Publication Number Publication Date
JPS5736408A true JPS5736408A (ja) 1982-02-27

Family

ID=14516079

Family Applications (1)

Application Number Title Priority Date Filing Date
JP10966680A Pending JPS5736408A (ja) 1980-08-08 1980-08-08 Hidokishikideetabatsufuamemorisochi

Country Status (1)

Country Link
JP (1) JPS5736408A (ja)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60103560A (ja) * 1983-11-09 1985-06-07 Sony Corp ディジタル信号記録再生装置
JP2014179817A (ja) * 2013-03-14 2014-09-25 Ricoh Co Ltd 画像処理装置及び画像形成装置

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS52102010A (en) * 1976-02-24 1977-08-26 Sony Corp Signal recorder/reproducer by pcm system

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS52102010A (en) * 1976-02-24 1977-08-26 Sony Corp Signal recorder/reproducer by pcm system

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60103560A (ja) * 1983-11-09 1985-06-07 Sony Corp ディジタル信号記録再生装置
JPH0514354B2 (ja) * 1983-11-09 1993-02-24 Sony Corp
JP2014179817A (ja) * 2013-03-14 2014-09-25 Ricoh Co Ltd 画像処理装置及び画像形成装置

Similar Documents

Publication Publication Date Title
JPS5755463A (en) First-in first-out storage device and processor including it
JPS5786179A (en) Random access memory device
JPS5736408A (ja) Hidokishikideetabatsufuamemorisochi
JPS55134442A (en) Data transfer unit
JPS54128226A (en) Random access memory
JPS57182247A (en) Buffer memory device
JPS56153437A (en) Storage device of received data for coupling of electronic computer
JPS57135498A (en) Semiconductor memory
JPS5482132A (en) Memory unit
JPS56168267A (en) Logical device
JPS6419822A (en) Delay circuit
JPS5541503A (en) Data buffer for input/output device
JPS5469035A (en) Magnetic bubble cassette memory
JPS5538668A (en) Memory unit
JPS5712498A (en) Integrated circuit device for memory
JPS57147183A (en) Shift register
JPS56168251A (en) Data transfer buffer system
JPS5798051A (en) Memory system of scan in/out data
TW259868B (en) Delay circuit
JPS56153595A (en) Integrated circuit for memory
JPS54123841A (en) Semiconductor integrated memory element
JPS57196329A (en) Program loading system
JPS54128215A (en) Buffer memory unit
JPS5764855A (en) Storage device
JPS573300A (en) Semicondutor storage device