JPS57176769A - Semiconductor device and manufacture thereof - Google Patents
Semiconductor device and manufacture thereofInfo
- Publication number
- JPS57176769A JPS57176769A JP6106881A JP6106881A JPS57176769A JP S57176769 A JPS57176769 A JP S57176769A JP 6106881 A JP6106881 A JP 6106881A JP 6106881 A JP6106881 A JP 6106881A JP S57176769 A JPS57176769 A JP S57176769A
- Authority
- JP
- Japan
- Prior art keywords
- resist
- etched
- groove
- impurities
- wiring
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000004065 semiconductor Substances 0.000 title abstract 2
- 238000004519 manufacturing process Methods 0.000 title 1
- 239000012535 impurity Substances 0.000 abstract 4
- 238000005530 etching Methods 0.000 abstract 2
- 239000000758 substrate Substances 0.000 abstract 2
- 229910052581 Si3N4 Inorganic materials 0.000 abstract 1
- 230000008021 deposition Effects 0.000 abstract 1
- 150000004767 nitrides Chemical class 0.000 abstract 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 abstract 1
Classifications
-
- H01L29/78—
Landscapes
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
PURPOSE:To form a wiring without difference in steps on a surface, by selectively etching a conductive layer including impurities, which is provided on a semiconductor substrate and withstands high temperature treatment, with an etching mask, and embedding an insulating layer having a specified thickness in an etched cavity. CONSTITUTION:In the application on a bipolar integrated circuit, a resist pattern 9 is formed on a nitride film 3 on an Si substrate 1. With the resist 9 as a mask, the Si3N4 film 3 is etched, and an etched groove having a rectangular cross section without an undercut is provided. Polycrystaline Si 2 including impurities is deposited on the groove at a low temperature, and the etched groove S is buried. At this time deposition is not made on a wall 9' of the resist. The resist 9 is removed, impurities including poly crystalline Si is thermally diffused, and an impurity diffused layer 6 is formed. Thus the wiring having a fine width can be formed without the difference in steps on the surface.
Priority Applications (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP6106881A JPS57176769A (en) | 1981-04-21 | 1981-04-21 | Semiconductor device and manufacture thereof |
US06/369,235 US4564997A (en) | 1981-04-21 | 1982-04-16 | Semiconductor device and manufacturing process thereof |
CA000401294A CA1204883A (en) | 1981-04-21 | 1982-04-20 | Semiconductor device and manufacturing process thereof |
EP82302044A EP0063917B1 (en) | 1981-04-21 | 1982-04-21 | Method of manufacturing a semiconductor device |
DE8282302044T DE3271995D1 (en) | 1981-04-21 | 1982-04-21 | Method of manufacturing a semiconductor device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP6106881A JPS57176769A (en) | 1981-04-21 | 1981-04-21 | Semiconductor device and manufacture thereof |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS57176769A true JPS57176769A (en) | 1982-10-30 |
Family
ID=13160455
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP6106881A Pending JPS57176769A (en) | 1981-04-21 | 1981-04-21 | Semiconductor device and manufacture thereof |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS57176769A (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5966483A (en) * | 1982-10-08 | 1984-04-14 | Kyokado Eng Co Ltd | Grouting method |
JPS5966482A (en) * | 1982-10-08 | 1984-04-14 | Kyokado Eng Co Ltd | Grouting method |
JPS59152986A (en) * | 1983-02-21 | 1984-08-31 | Kyokado Eng Co Ltd | Impregnation method for ground |
Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5144486A (en) * | 1974-10-14 | 1976-04-16 | Matsushita Electric Ind Co Ltd | mos gatashusekikairosochino seizohoho |
JPS5240986A (en) * | 1975-09-27 | 1977-03-30 | Toshiba Corp | Process for production of semiconductor element |
JPS5272571A (en) * | 1975-12-15 | 1977-06-17 | Fujitsu Ltd | Production of semiconductor device |
JPS5318958A (en) * | 1976-08-05 | 1978-02-21 | Nec Corp | Production of semiconductor device |
JPS5443466A (en) * | 1977-09-12 | 1979-04-06 | Matsushita Electronics Corp | Electrode formation method for semiconductor device |
JPS5578532A (en) * | 1978-12-07 | 1980-06-13 | Matsushita Electronics Corp | Formation of electrode for semiconductor device |
JPS55102242A (en) * | 1978-11-20 | 1980-08-05 | Texas Instruments Inc | Method of forming titanium dioxide gate |
-
1981
- 1981-04-21 JP JP6106881A patent/JPS57176769A/en active Pending
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5144486A (en) * | 1974-10-14 | 1976-04-16 | Matsushita Electric Ind Co Ltd | mos gatashusekikairosochino seizohoho |
JPS5240986A (en) * | 1975-09-27 | 1977-03-30 | Toshiba Corp | Process for production of semiconductor element |
JPS5272571A (en) * | 1975-12-15 | 1977-06-17 | Fujitsu Ltd | Production of semiconductor device |
JPS5318958A (en) * | 1976-08-05 | 1978-02-21 | Nec Corp | Production of semiconductor device |
JPS5443466A (en) * | 1977-09-12 | 1979-04-06 | Matsushita Electronics Corp | Electrode formation method for semiconductor device |
JPS55102242A (en) * | 1978-11-20 | 1980-08-05 | Texas Instruments Inc | Method of forming titanium dioxide gate |
JPS5578532A (en) * | 1978-12-07 | 1980-06-13 | Matsushita Electronics Corp | Formation of electrode for semiconductor device |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5966483A (en) * | 1982-10-08 | 1984-04-14 | Kyokado Eng Co Ltd | Grouting method |
JPS5966482A (en) * | 1982-10-08 | 1984-04-14 | Kyokado Eng Co Ltd | Grouting method |
JPH0235796B2 (en) * | 1982-10-08 | 1990-08-13 | Kyokado Eng Co | |
JPS59152986A (en) * | 1983-02-21 | 1984-08-31 | Kyokado Eng Co Ltd | Impregnation method for ground |
JPH0362751B2 (en) * | 1983-02-21 | 1991-09-26 | Kyokado Eng Co |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS57204133A (en) | Manufacture of semiconductor integrated circuit | |
JPS6467945A (en) | Wiring layer formed on buried dielectric and manufacture thereof | |
JPS5791535A (en) | Manufacture of semiconductor device | |
JPS57176769A (en) | Semiconductor device and manufacture thereof | |
JPS57204148A (en) | Manufacture of semiconductor device | |
JPS57204165A (en) | Manufacture of charge coupling element | |
JPS643663A (en) | Forming method for fine pattern | |
JPS57204144A (en) | Insulating and isolating method for semiconductor integrated circuit | |
JPS5772346A (en) | Manufacture of semiconductor device | |
JPS54153583A (en) | Semiconductor device | |
JPS57157543A (en) | Manufacture of semiconductor device | |
JPS57176742A (en) | Semiconductor device and manufacture thereof | |
JPS56115566A (en) | Manufacture of mos semiconductor device | |
JPS5534433A (en) | Preparation of semiconductor device | |
JPS5630739A (en) | Formation of polycrystalline silicon wiring layer | |
JPS572545A (en) | Manufacture of semiconductor device | |
JPS6420641A (en) | Manufacture of semiconductor device | |
JPS566448A (en) | Mos type integrated circuit device | |
JPS5799752A (en) | Manufacture of semiconductor integrated circuit device | |
JPS6449242A (en) | Manufacture of semiconductor device | |
JPS5578540A (en) | Manufacture of semiconductor device | |
JPS57184232A (en) | Manufacture of semiconductor device | |
JPS57143861A (en) | Manufacture of semiconductor device | |
JPS57147249A (en) | Manufacture of semiconductor integrated circuit | |
JPS5646581A (en) | Formation of pattern of niobium film |