JPS57166061A - Semiconductor device - Google Patents
Semiconductor deviceInfo
- Publication number
- JPS57166061A JPS57166061A JP56052599A JP5259981A JPS57166061A JP S57166061 A JPS57166061 A JP S57166061A JP 56052599 A JP56052599 A JP 56052599A JP 5259981 A JP5259981 A JP 5259981A JP S57166061 A JPS57166061 A JP S57166061A
- Authority
- JP
- Japan
- Prior art keywords
- pattern
- foil
- film substrate
- region
- leads
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49534—Multi-layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/49171—Fan-out arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/06—Polymers
- H01L2924/078—Adhesive characteristics other than chemical
- H01L2924/07802—Adhesive characteristics other than chemical not being an ohmic electrical conductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1515—Shape
- H01L2924/15153—Shape the die mounting substrate comprising a recess for hosting the device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1517—Multilayer substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
Landscapes
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Wire Bonding (AREA)
Abstract
PURPOSE:To realize a film substrate calling for a gretly reduced material cost by a method wherein two sheets of Cu foil are pressedly attached with each other by a thermosetting, insulating adhesive and the front and rear sides of the lamination are provided with prescribed patterns. CONSTITUTION:Two sheets of Cu foil 11 and 12 sandwiching a thermosetting, insulating adhesive 13 are pressed to form a film substrate 10. Next, the Cu foil 11 is etched into a peripheral frame pattern 11, a semiconductor mounting region 15 located in said pattern 11, and a conductive pattern 14 consisting of a plurality of electrode leads 16 extending to four directions from said mounting region 15. The Cu foil 12 is etched into a rear frame pattern 19, a fixing pattern 18 encircled by said rear frame pattern 19, and a plurality of rear leads 20. A semiconductor device is fixed on the region 15 and is specifiedly wire bonded. The pattern 18 encircles the region 15 and is a square ring lapping over the inside ends of the leads 16. The Cu foil 11 and 12 thus forms into an integrated film substrate 10.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56052599A JPS57166061A (en) | 1981-04-07 | 1981-04-07 | Semiconductor device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56052599A JPS57166061A (en) | 1981-04-07 | 1981-04-07 | Semiconductor device |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS57166061A true JPS57166061A (en) | 1982-10-13 |
Family
ID=12919240
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP56052599A Pending JPS57166061A (en) | 1981-04-07 | 1981-04-07 | Semiconductor device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS57166061A (en) |
-
1981
- 1981-04-07 JP JP56052599A patent/JPS57166061A/en active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
SG80676A1 (en) | Semiconductor device and its manufacturing method | |
JPS6428930A (en) | Semiconductor device | |
JPS5721163A (en) | Optical sensor array device | |
JPS57166061A (en) | Semiconductor device | |
JPS5725798A (en) | Piezoelectric sound generator and receiver | |
JPS575356A (en) | Hybrid integrated circuit device | |
JPS57166060A (en) | Semiconductor device | |
JPS5735362A (en) | Structure of circuit substrate | |
JPS57147262A (en) | Manufacture of semiconductor device | |
JPS5618451A (en) | Manufacture of substrate for semiconductor device | |
JPS5710251A (en) | Semiconductor device | |
JPS5789276A (en) | Photo chip element | |
JPS57130457A (en) | Mass assembling method of semiconductor device | |
JPS5735359A (en) | Lead frame for semiconductor device | |
JPS5664481A (en) | Led device | |
JPS55103751A (en) | Semiconductor device | |
JPS5674951A (en) | Semiconductor device | |
JPS54153586A (en) | Semiconductor device | |
JPS62183155A (en) | Semiconductor integrated circuit | |
JPS5618480A (en) | Manufacture of display device | |
JPS5745272A (en) | Manufacture of solid image pick-up element | |
JPS5546586A (en) | Semiconductor device | |
JPS5552231A (en) | Semiconductor attaching device | |
JPS5791549A (en) | Circuit substrate structure | |
JPS56119661A (en) | Soldering method |