JPS5710251A - Semiconductor device - Google Patents

Semiconductor device

Info

Publication number
JPS5710251A
JPS5710251A JP8381980A JP8381980A JPS5710251A JP S5710251 A JPS5710251 A JP S5710251A JP 8381980 A JP8381980 A JP 8381980A JP 8381980 A JP8381980 A JP 8381980A JP S5710251 A JPS5710251 A JP S5710251A
Authority
JP
Japan
Prior art keywords
chip
pads
holes
layer
back surface
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP8381980A
Other languages
Japanese (ja)
Inventor
Yoshiaki Arimura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp, Tokyo Shibaura Electric Co Ltd filed Critical Toshiba Corp
Priority to JP8381980A priority Critical patent/JPS5710251A/en
Publication of JPS5710251A publication Critical patent/JPS5710251A/en
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04042—Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0555—Shape
    • H01L2224/05552—Shape in top view
    • H01L2224/05554—Shape in top view being square
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484—Connecting portions
    • H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • H01L2224/48465—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01082—Lead [Pb]

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Wire Bonding (AREA)

Abstract

PURPOSE:To make it possible to miniaturize a chip by providing a plurality of bonding pads on the entire surface or back surface of the chip via a resilient insulating film or via a connecting material filled in the through holes in the chip. CONSTITUTION:In a semiconductor device 10 on which functional areas are provided, the bonding pads 121-1220 which are to be connected to lead frames and the like are formed on the entire surface or back surface of the chip 11. In the case, said pads are formed on the back surface of the chip, the through holes are provided in the chip 11, a conductive connecting member 13 is filled via the insulating layer 15, and an electrode terminal 14 on the surface is connected to pad metallic layers 13a, 16, and 17 on the back by said member 13. In the case the pads are formed on the surface, e.g., a polyimide layer 16 is formed, and the pad metallic layer 13 is connected to the chip via through holes in the layer 60. Thus, the pad area can be broadened, and the chip size can be miniaturized. Since bonding becomes easy, automation can be realized.
JP8381980A 1980-06-20 1980-06-20 Semiconductor device Pending JPS5710251A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP8381980A JPS5710251A (en) 1980-06-20 1980-06-20 Semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP8381980A JPS5710251A (en) 1980-06-20 1980-06-20 Semiconductor device

Publications (1)

Publication Number Publication Date
JPS5710251A true JPS5710251A (en) 1982-01-19

Family

ID=13813288

Family Applications (1)

Application Number Title Priority Date Filing Date
JP8381980A Pending JPS5710251A (en) 1980-06-20 1980-06-20 Semiconductor device

Country Status (1)

Country Link
JP (1) JPS5710251A (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6150152U (en) * 1984-08-31 1986-04-04
US6166431A (en) * 1995-08-25 2000-12-26 Kabushiki Kaisha Tishiba Semiconductor device with a thickness of 1 MM or less
US6703310B2 (en) * 2001-06-14 2004-03-09 Shinko Electric Industries Co., Ltd. Semiconductor device and method of production of same
US7342320B2 (en) * 2001-04-25 2008-03-11 Infineon Technologies Ag Electronic component with semiconductor chips, electronic assembly composed of stacked semiconductor chips, and methods for producing an electronic component and an electronic assembly

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6150152U (en) * 1984-08-31 1986-04-04
US6166431A (en) * 1995-08-25 2000-12-26 Kabushiki Kaisha Tishiba Semiconductor device with a thickness of 1 MM or less
US6333212B1 (en) 1995-08-25 2001-12-25 Kabushiki Kaisha Toshiba Semiconductor device and manufacturing method thereof
US7342320B2 (en) * 2001-04-25 2008-03-11 Infineon Technologies Ag Electronic component with semiconductor chips, electronic assembly composed of stacked semiconductor chips, and methods for producing an electronic component and an electronic assembly
US8350364B2 (en) 2001-04-25 2013-01-08 Qimonda Ag Electronic component with semiconductor chips, electronic assembly composed of stacked semiconductor chips, and methods for producing an electronic component and an electronic assembly
US6703310B2 (en) * 2001-06-14 2004-03-09 Shinko Electric Industries Co., Ltd. Semiconductor device and method of production of same

Similar Documents

Publication Publication Date Title
JPS5731166A (en) Semiconductor device
MY125230A (en) Method of manufacturing semiconductor device having resin sealing body
DE59602196D1 (en) CHIP MODULE
MY110904A (en) Wire bonding over the active circuit area of an integrated circuit device
JPS5553446A (en) Container of electronic component
JPS55111151A (en) Integrated circuit device
JPS5769765A (en) Sealed body of semiconductor device
JPS5710251A (en) Semiconductor device
KR900001004A (en) Plastic encapsulated multichip hybrid integrated circuit
TR22838A (en) DEVICE TO PROVIDE BETWEEN MICROELECTRONIC JAMS AND CIPT TO CIPE INTERMEDIATE IN A ULTRA SLEEVE INTEGRATED CIRCUIT SHAPE.
JPS5483768A (en) Semiconductor device
JPS5737867A (en) Semiconductor device
JPS56137659A (en) Semiconductor device and its manufacture
JPH01106436A (en) Semiconductor device
EP0081419A3 (en) High lead count hermetic mass bond integrated circuit carrier
JPS57202747A (en) Electronic circuit device
JPS5598839A (en) Semiconductor device
JPS5740945A (en) Integrated circuit device
EP0343379A3 (en) Thin film package for mixed bonding of a chip
JPH0493051A (en) Thin module
JPS55166954A (en) Semiconductor device
KR970013141A (en) Known Good Die Manufacturing Equipment Using Package
JPS6444024A (en) Semiconductor device
JPS5720440A (en) Semiconductor device
KR890001183A (en) Semiconductor device